


QSD(V)W050A0B Barracuda III Series* DC-DC Converter Power Modules

36-75V_{dc} Input; 12.0V_{dc}, 50A, 600W Output



Description

The QSD(V)W050A0B Barracuda III series of dc-dc converters are a new generation of DC/DC power modules designed to support intermediate bus applications where multiple low voltages are subsequently generated using point of load (POL) converters, as well as other application requiring a tightly regulated output voltage. The QSD(V)W050A0B series operate from an input voltage range of 36 to 75V_{dc} and provide up to 50A output current at output voltages from 9.6V_{dc} to 12V_{dc}, and 600W output power from output voltages of 12.1V_{dc}

to 13.2V_{dc} in a DOSA standard quarter brick. Two versions are offered, “D” with a digital communications interface and “V” with the standard control interface. These converters incorporate digital control, synchronous rectification technology, a fully regulated control topology, and innovative packaging techniques to achieve efficiency of 96% peak at 12V_{dc} output. This leads to lower power dissipation such that for many applications a heat sink is not required. Standard features include a base plate, output-voltage trim, remote sense, on/off control, output over-current and over-voltage protection, over-temperature protection, input under- and over-voltage lockout, power good signal and PMBus interface.

The output is fully isolated from the input, allowing versatile polarity and grounding connections. Built-in filtering for both input and output minimizes the need for external filtering.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Servers and storage applications
- Networking equipment including Power over Ethernet (PoE)
- Fan assemblies and other systems requiring a tightly regulated output voltage

Options

- Active-Droop Load Sharing (“-P” option code)
- Negative Remote On/Off logic (“1” option code, factory preferred)
- Auto-restart after fault shutdown (“4” option code, factory preferred)

See footnotes on page 2

Standard Features

- Peak efficiency 96% (48V in)
- Flat efficiency >95.6% from 55% to 100% rated output
- Wide input voltage range: 36-75V_{dc}
- Adjustable output voltage, 9.6V_{dc} to 13.2V_{dc}, either tightly regulated or with active droop for connecting multiple modules in parallel
- Digital communication interface with PMBus™ Rev.1.2 compliance [^] (D versions)
- Tunable transient response via PMBus
- Standard control interface with On/Off, Remote Sense and Output-voltage Trim inputs (V versions)
- Low output ripple and noise
- Constant switching frequency
- Output over-current, -voltage & -temperature protection
- Wide operating temperature range (-40°C to 85°C)
- Base plate for better thermal performance
- Industry-standard, DOSA-compliant Quarter brick: 58.4 mm x 36.8 mm x 13.7 mm MAX (2.30 in x 1.45 in x 0.54 in MAX)
- ANSI/UL# 62368-1 and CAN/CSA[†] C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- Meets the voltage and current requirements for ETSI 300-132-2 and complies with and licensed for Basic insulation rating per EN62368-1
- 2250 Vdc Isolation tested in compliance with IEEE 802.3[§] PoE standards
- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863 (-Z versions)
- Compliant to REACH Directive (EC) No 1907/2006
- CE mark 2014/35/EU directive[§]
- ISO** 9001 and ISO14001 certified manufacturing facilities

FOOTNOTES:

* Trademark of OmniOn Company

[^] PMBus name and logo are registered trademarks of SMIF, Inc. # UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

[§] This product is intended for integration into end-user equipment. All of the required procedures of end-use equipment should be followed.

[§] IEEE and 802 are registered trademarks of the Institute of Electrical and Electronics Engineers, Incorporated.

** ISO is a registered trademark of the International Organization of Standards

Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the Data Sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage*					
Operating continuous		V_{IN}	-0.3	75	V_{dc}
Operating transient $\leq 100\text{ms}$			-0.3	100	V_{dc}
Non-operating continuous		V_{IN}	-0.3	100	V_{dc}
$V_{ON/OFF}$ to $V_{IN(-)}$	All	$V_{ON/OFF}$	-	14.5	V_{dc}
Logic Pin Voltage (to SIG_GND or VO(-)) TRIM/C1, C2, ADDR0, ADDR1, CLK, DATA, SMBALERT	D Version	V_{pin}	-0.3	3.6	V_{dc}
Operating Ambient Temperature (See Thermal Considerations section)	All	T_A	-40	85	$^{\circ}\text{C}$
Storage Temperature	All	T_{stg}	-55	125	$^{\circ}\text{C}$
I/O Isolation Voltage (100% factory Hi-Pot tested)	All	-	-	2250	V_{dc}

* Input over voltage protection will shutdown the output voltage when the input voltage exceeds threshold level.

Input Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage		V_{IN}	36	48	75	V_{dc}
Maximum Input Current ($V_{IN}=0\text{V}$ to 75V , $I_O=I_{O,max}$)		$I_{IN,max}$	-	-	19	A_{dc}
Input No Load Current ($V_{IN} = V_{IN,typ}$, $I_O = 0$, module enabled)	All	$I_{IN,No\ load}$		160		mA
Input Stand-by Current ($V_{IN} = V_{IN,typ}$, module disabled)	All	$I_{IN,stand-by}$			30	mA
External Input Capacitance	All		100	-	-	μF
Inrush Transient (for fuse sizing)	All	I^2t	-	-	1	A^2s
Input Terminal Ripple Current (I) (5Hz to 20MHz, $V_{IN}= 48\text{V}$, $I_O= I_{O,max}$)	All		-	900	-	mA_{rms}
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, $12\mu\text{H}$ source impedance; $V_{IN}= 48\text{V}$, $I_O= I_{O,max}$; see Figure 11)	All		-	90	-	mA_{p-p}
Input Ripple Rejection (120Hz)	All		-	25	-	dB

⁽¹⁾ Measured at module input pin with maximum specified input capacitance and $< 500\mu\text{H}$ between voltage source and input capacitance.

CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture, including hot-plug with no external inrush limiting. To preserve maximum flexibility, internal fusing is not included, however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fast-acting fuse with a maximum rating of 25 A (see Safety Considerations section). Based on the information provided in this Data Sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's Data Sheet for further information.

Technical Specifications (continued)

Output Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Voltage Set-point (Default) ($V_{IN}=V_{IN,typ}$, $I_O=25.0A$, $T_A=25^{\circ}C$)	All	$V_{O, set}$	11.97	12.00	12.03	V_{dc}
Output Voltage Variation from Default (Over all operating input voltage (36V to 75V), resistive load, and temperature conditions until end of life)	All w/o -P -P Option	V_O	11.76	-	12.24	V_{dc}
		V_O	11.63	-	12.37	V_{dc}
Output Regulation [$V_{IN, min} = 36V$]						
Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$)	All w/o -P		-	0.2	-	% $V_{O, set}$
Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$)	-P Option		-	0.5	-	% $V_{O, set}$
Load ($I_O=I_{O, min}$ to $I_{O, max}$)	All w/o -P		-	0.2	-	% $V_{O, set}$
Load ($I_O=I_{O, min}$ to $I_{O, max}$), Intentional Droop	-P Option		-	0.50	-	V_{dc}
Temperature ($T_A = -40^{\circ}C$ to $+85^{\circ}C$)	All		-	2	-	% $V_{O, set}$
Output Ripple and Noise on nominal output ($V_{IN}=V_{IN, typ}$, $C_O= C_{O, min}$, and $I_O=I_{O, min}$ to $I_{O, max}$)						
RMS (5Hz to 20MHz bandwidth)	All		-	70	-	mV_{rms}
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		-	200	-	mV_{pk-pk}
External Output Capacitance (V version)	All	C_O	470 ⁽²⁾	-	5,000	μF
When 2 or more modules are in parallel	-P Option		470 ⁽²⁾	-	5,000	μF
External Output Capacitance (D version*)						
For $C_O > 5000\mu F$, I_O must be $< 50\%$ $I_{O, max}$ during T_{rise} .	All	C_O Default Tuning	470 ⁽²⁾	-	5,000	μF
* Customer shall tune loop coefficients via PMBus			470 ⁽²⁾	-	20,000	μF
When 2 or more modules are in parallel	-P Option	C_O with Tuning*	470 ⁽²⁾	-	5,000	μF
Output Current	All	I_O	0		50	A_{dc}
VOUT_OC_FAULT_LIMIT (Default) (Adjustable via PMBus, D version)	All	$I_{O, lim}$	-	60	-	A_{dc}
Efficiency						
$I_O= 55\%$ to 100% $I_{O, max}$, $V_O= V_{O, set}$	All	η		95.6		%
Switching Frequency		f_{sw}		150		kHz
Dynamic Load Response						
$di_O/dt=1A/1\mu s$; $V_{in}=V_{in, typ}$; $T_A=25^{\circ}C$; (Tested with a $1.0\mu F$ ceramic, a $10\mu F$ tantalum, and						
Load Change from $I_O = 50\%$ to 75% of $I_{O, max}$: Peak Deviation	All	V_{pk}	-	500	-	mV_{pk}
Settling Time ($V_O < 10\%$ peak deviation)		t_s	-	700	-	μs
Load Change from $I_O = 75\%$ to 50% of $I_{O, max}$: Peak Deviation	All	V_{pk}	-	500	-	mV_{pk}
Settling Time ($V_O < 10\%$ peak deviation)		t_s	-	700	-	μs

(2) C_O min shall be increased to $2200\mu F$ for startup temperatures $< -10^{\circ}C$.

Technical Specifications (continued)

General Specifications

Parameter	Device	Symbol	Typ	Unit
Calculated Reliability Based upon Telcordia SR-332 Issue 3: Method I, Case 3, ($I_o=80\%I_{O,max}$, $T_A=40^{\circ}C$, Air-flow = 200LFM), 90% confidence	All	MTBF	8,893,804	Hours
	All	FIT	112.4	10^9 /Hours
Weight – with Base plate option			78 (2.8)	g (oz.)

Isolation Specifications

Parameter	Device	Symbol	Min	Typ	Max	Unit
Isolation Capacitance	All	C_{iso}	-	1000	-	pF
Isolation Resistance	All	R_{iso}	10	-	-	$M\Omega$

Technical Specifications (continued)

Feature and Protection Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Remote On/Off Signal Interface ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$, Signal referenced to V_{IN} -terminal) Negative Logic: device code suffix "1" Logic Low = module On, Logic High = module Off Positive Logic: No device code suffix required Logic Low = module Off, Logic High = module On Logic Low Specification						
On/Off Thresholds:						
Remote On/Off Current – Logic Low ($V_{in} = 100V$)	All	$I_{on/off}$	280	-	310	μA
Logic Low Voltage	All	$V_{on/off}$	-0.3	-	0.8	V_{dc}
Logic High Voltage – (Typ = Open Collector)	All	$V_{on/off}$	2.0	-	14.5	V_{dc}
Logic High maximum allowable leakage current ($V_{on/off} = 2.0V$)	All	$I_{on/off}$	-	-	10	μA
Maximum voltage allowed on On/Off pin	All	$V_{on/off}$	-	-	14.5	V_{dc}
TON_DELAY and TON_RISE (Adjustable via PMBus, D version)						
T_{delay} =Time until $V_O = 10\%$ of $V_{O,set}$ from either application of V_{in} with Remote On/Off set to On (Enable with V_{in}); or operation of Remote On/Off from Off to On with V_{in} already applied for at least 150 milli-seconds (Enable with on/off). ($I_o=I_{o, max}$) * Increased T_{delay} due to startup for parallel modules.	All w/o -P	T_{delay} , Enable with V_{in}	-	-	150	ms
	All w/o -P	T_{delay} , Enable with on/off	-	-	10	ms
	-P Option	T_{delay} , Enable with V_{in}	-	-	180*	ms
	-P Option	T_{delay} , Enable with on/off	-	-	40*	ms
T_{rise} =Time for V_O to rise from 10% to 90% of $V_{O,set}$, For $C_o > 5000\mu F$, I_o must be $< 50\%$ $I_{o, max}$ during T_{rise} . * Increased T_{rise} when V_o exists at startup for parallel modules.	All w/o -P	T_{rise}	-	-	15	ms
	-P Option	T_{rise}	-	-	300*	ms
Load Sharing Current Balance (difference in output current across all modules with outputs in parallel, no load to full load)	-P Option	I_{diff}			3	A
Remote Sense Range	All	V_{sense}	-	-	0.5	V_{dc}
VOUT_COMMAND (Adjustable via PMBus, D version)	All	$V_{O,set}$	9.6		13.2	V_{dc}
VOUT_OV_FAULT_LIMIT (Adjustable via PMBus, D version)	All	$V_{O,limit}$	$V_{O,set} + 2.5V$		$V_{O,set} + 5.0V$	V_{dc}
OT_FAULT_LIMIT (Adjustable via PMBus for D version)	All	$T_{internal}$	-	129 ⁽³⁾	-	$^{\circ}C$
OT_WARN_LIMIT (Adjustable via PMBus for D version)	All	$T_{internal}$	-	120 ⁽³⁾	-	$^{\circ}C$
Input Undervoltage Lockout (Adjustable via PMBus, D version)						
VIN_ON			33	35	36	V_{dc}
VIN_OFF			31	33	34	V_{dc}
Input Overvoltage Lockout (Adjustable via PMBus, D version) Turn-off Threshold [VIN_OV_FAULT_LIMIT] Turn-on Threshold (follows VIN_OV_FAULT_LIMIT -7V)			-	85	-	V_{dc}
			-	78	-	V_{dc}
Pull down resistance of PGOOD pin	All				150	Ω
Sink current capability into PGOOD pin ($V_{PG}=2.2V$)	All				15	mA

⁽³⁾ or 6 $^{\circ}C$ lower than this setting when $V_{IN} \leq 44.5V$

Technical Specifications (continued)

Digital Interface Specifications (D Versions)

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V_{IH}	2.1		3.6	V
Input Low Voltage (CLK, DATA)		V_{IL}			0.8	V
Input high level current (CLK, DATA)		I_{IH}	-10		10	μ A
Input low level current (CLK, DATA)		I_{IL}	-10		10	μ A
Output Low Voltage (CLK, DATA, SMBALERT#)	$I_{OUT}=2mA$	VOL			0.4	V
Output Low internal sink current (CLK, DATA)	$V_{OL}=0.4V$	I_{OL}	4			mA
Output Low internal sink current (SMBALERT#)	$V_{OL}=0.4V$	I_{OL}	2			mA
Output high level internal leakage current (DATA, SMBALERT#)	$V_{OUT}=3.6V$	I_{OH}	0		10	μ A
Pin capacitance		C_o		0.7		pF
PMBus Operating frequency range (* 5-10 kHz to accommodate hosts not supporting clock stretching)	Slave Mode	FPMB	5*		400	kHz
Measurement System Characteristics						
Output current reading range		$I_{OUT(RNG)}$	1.6500		63.937	A
Output current reading blanking		$I_{OUT(BNK)}$	0		1.5875	A
Output current reading resolution		$I_{OUT(RES)}$		62.5		mA
Output current reading accuracy	$16.5A < I_{out} < 50.0A$	$I_{OUT(ACC)}$	-5.0	-1.4	3.0	%
Output current reading accuracy (absolute difference between actual and reported values)	$1.65A < I_{out} < 16.5A$	$I_{OUT(ACC)}$	-1.7		2.5	A
V_{OUT} reading range		$V_{OUT(RNG)}$	0		15.9997	V
V_{OUT} reading resolution		$V_{OUT(RES)}$		0.244		mV
V_{OUT} reading accuracy		$V_{OUT(ACC)}$	-2.0	0.6	2.0	%
V_{IN} reading range		$V_{IN(RNG)}$	0		127.875	V
V_{IN} reading resolution		$V_{IN(RES)}$		125		mV
V_{IN} reading accuracy		$V_{IN(ACC)}$	-4.0	0.8	4.0	%
Temperature reading resolution		$T_{(RES)}$		0.25		$^{\circ}$ C
Temperature reading accuracy		$T_{(ACC)}$	-5.0		5.0	%

Technical Specifications (continued)

Characteristic Curves

The following figures provide typical characteristics for the QSD(V)W050A0B (12V, 50A) at 25°C. The figures are identical for either positive or negative Remote On/Off logic.




Figure 1. Typical Converter Efficiency vs. Output Current.




Figure 2. Typical Converter Loss vs. Output Current.




Figure 3. Typical Output Ripple and Noise, $I_o = I_{o,max}$, $C_o = C_{o,min}$




Figure 4. Typical Transient Response to 1.0A/µs Step Change in Load from 50% to 75% to 50% of Full Load, $C_o=470\mu F$ and 48 Vdc Input.




Figure 5. Typical Start-Up Using V_{in} with Remote On/Off enabled, negative logic version shown.




Figure 6. Typical Start-Up Using Remote On/Off with V_{in} applied, negative logic version shown.

Technical Specifications (continued)

Characteristic Curves (continued)




Figure 7. Typical Output Voltage Regulation vs. Input Voltage.




Figure 9. Typical Output Voltage Regulation vs. Input Voltage for the -P Version.




Figure 8. Typical Output Voltage Regulation vs. Output Current.





Figure 10. Typical Output Voltage Regulation vs. Output Current for the -P Version.


Technical Specifications (continued)

Test Configurations




Note: Measure input reflected-ripple current with a simulated source inductance (LTEST) of 12 μH. Capacitor CS offsets possible battery impedance. Measure current as shown above.

Figure 11. Input Reflected Ripple Current Test Setup.



Note: Use a 1.0 μF ceramic capacitor and a 10 μF aluminum or tantalum capacitor. Scope measurement should be made using a BNC socket. Position the load between 51 mm and 76 mm (2 in. and 3 in.) from the module.

Figure 12. Output Ripple and Noise Test Setup.



Note: All measurements are taken at the module terminals. When socketing, place Kelvin connections at module terminals to avoid measurement errors due to socket contact resistance.

$$\eta = \left(\frac{[V_o(+)-V_o(-)]I_o}{[V_i(+)-V_i(-)]I_i} \right) \times 100\%$$

Figure 13. Output Voltage and Efficiency Test Setup.

Design Considerations

Input Source Impedance

The power module should be connected to a low ac-impedance source. A highly inductive source impedance can affect the stability of the power module. For the test configuration in Figure 10, a 100μF electrolytic capacitor, Cin, (ESR<0.7Ω at 100kHz), mounted close to the power module helps ensure the stability of the unit. If the module is subjected to rapid on/off cycles, a 330μF input capacitor is required. Consult the factory for further application guidelines.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL 62368-1 and CAN/CSA C22.2 No. 62368-1 Recognized, DIN VDE 0868- 1/A11:2017 (EN62368-1:2014/A11:2017).

If the input source is non-SELV (ELV or a hazardous voltage greater than 60 V_{dc} and less than or equal to 60V_{dc}), for the module’s output to be considered as meeting the requirements for safety extra-low voltage (SELV) or ES1, all of the following must be true:

- The input source is to be provided with reinforced insulation from any other hazardous voltages, including the ac mains.
- One VIN pin and one V_{OUT} pin are to be grounded, or both the input and output pins are to be kept floating.
- The input pins of the module are not operator accessible.
- Another SELV or ES1 reliability test is conducted on the whole system (combination of supply source and subject module), as required by the safety agencies, to verify that under a single fault, hazardous voltages do not appear at the module’s output.

Note: Do not ground either of the input pins of the module without grounding one of the output pins. This may allow a non-SELV/ES1 voltage to appear between the output pins and ground.

The power module has safety extra-low voltage (SELV) or ES1 outputs when all inputs are SELV or ES1. The power module has internally generated voltages exceeding safety extra-low voltage ESLV or ES1. Consideration should be taken to restrict operator accessibility.

Technical Specifications (continued)

Safety Considerations (continued)

For input voltages exceeding 60 V_{dc} but less than or equal to 75 V_{dc}, these converters have been evaluated to the applicable requirements of BASIC INSULATION between secondary DC MAINS DISTRIBUTION input (classified as TNV-2 in Europe) and unearthed SELV outputs.

The input to these units is to be provided with a maximum 25 A fast-acting (or time-delay) fuse in the unearthed lead.

Feature Descriptions

Overcurrent Protection

To provide protection in a fault output overload condition, the QSD(V)W050A0B module is equipped with internal current-limiting circuitry and can endure current limiting continuously. If the overcurrent condition causes the output voltage to fall below 4.0V, the module will shut down. The module is factory default configured for auto-restart operation. The auto-restart feature continually attempts to restore the operation until fault condition is cleared. If the output overload condition still exists when the module restarts, it will shut down again. This operation will continue indefinitely until the overcurrent condition is corrected.

The IOUT_OC_WARN threshold level, IOUT_OC_FAULT threshold level, and IOUT_OC_FAULT_RESPONSE can be reconfigured via the PMBus interface. If the FAULT_RESPONSE is reconfigured to remain latched off following an overcurrent shutdown, the overcurrent latch is reset by either cycling the input power, or by toggling the on/off pin for one millisecond.

Output Overvoltage Protection

The module contains circuitry to detect and respond to output overvoltage conditions. If the overvoltage condition causes the output voltage to rise above the limit in the Specifications Table, the module will shut down. The QSD(V)W050A0B module is factory default configured for auto-restart operation. The auto-restart feature continually attempts to restore the operation until fault condition is cleared. If the output overvoltage condition still exists when the module restarts, it will shut down again. This operation will continue indefinitely until the overvoltage condition is corrected.

The VOUT_OV_FAULT threshold level and VOUT_OV_FAULT_RESPONSE can be reconfigured via the PMBus interface. If the FAULT_RESPONSE is reconfigured to remain latched off following an overvoltage shutdown, the overvoltage latch is reset by either cycling the input power, or by toggling the on/off pin for one millisecond.

Overtemperature Protection

The modules feature an overtemperature protection circuit to safeguard against thermal damage. The circuit shuts down the module just before any internal component exceeds its absolute maximum operating-temperature limit. The module is factory configured to automatically restart once the internal temperature cools by ~13°C.

“D” versions include an overtemperature warning signal to indicate some internal components may be operating above temperature limits which have been derated for improved reliability according to IPC-9592B.

The OT_WARN and OT_FAULT threshold levels and OT_FAULT_RESPONSE can be reconfigured via the PMBus interface. If the FAULT_RESPONSE is reconfigured to remain latched off following an overtemperature shutdown, the overtemperature latch is reset by either cycling the input power or by toggling the on/off pin for one millisecond.

Input Under Voltage Lockout

When Vin exceeds VIN_ON, the module output is enabled, when Vin falls below VIN_OFF, the module output is disabled. VIN_ON and VIN_OFF can be reconfigured via the PMBus interface. A minimum 2V hysteresis between VIN_ON and VIN_OFF is required.

Input Over Voltage Lockout

The QSD(V)W050A0B module contains circuitry to detect and respond to input overvoltage conditions. If the overvoltage condition causes the input voltage to rise above the limit in the Specifications Table, the module will shut down. The module is factory default configured for auto-restart operation. The auto-restart feature continually monitors the input voltage and will restart the module when the level falls 7V below the VIN_OV_FAULT level.

The VIN_OV_FAULT threshold level can be reconfigured via the PMBus interface.

Technical Specifications (continued)

Feature Descriptions (continued)

Remote On/Off (input side)

The module contains a standard on/off control circuit reference to the $V_{IN(-)}$ terminal. Two factory configured remote on/off logic options are available. Positive logic remote on/off turns the module on during a logic-high voltage on the ON/OFF pin, and off during a logic LO. Negative logic remote on/off turns the module off during a logic HI, and on during a logic LO. Negative logic, device code suffix "1," is the factory-preferred configuration. The On/Off circuit is powered from an internal bias supply, derived from the input voltage terminals. To turn the power module on and off, the user must supply a switch to control the voltage between the On/Off terminal and the $V_{IN(-)}$ terminal ($V_{on/off}$). The switch can be an open collector or equivalent (see Figure 14). A logic LO is $V_{on/off} = -0.3V$ to $0.8V$. The typical $I_{on/off}$ during a logic LO ($V_{in}=48V$, On/Off Terminal= $0.3V$) is $147\mu A$. The switch should maintain a logic-low voltage while sinking $310\mu A$. During a logic HI, the maximum $V_{on/off}$ generated by the power module is $8.2V$. The maximum allowable leakage current of the switch at $V_{on/off} = 2.0V$ is $10\mu A$. If using an external voltage source, the maximum voltage $V_{on/off}$ on the pin is $14.5V$ with respect to the $V_{IN(-)}$ terminal.

If not using the remote on/off feature, perform one of the following to turn the unit on:

For negative logic, short ON/OFF pin to $V_{IN(-)}$.

For positive logic: leave ON/OFF pin open.




Figure 14. Remote On/Off Implementation.

Load Sharing

For higher power requirements, the QSD(V)W050A0 power module offers an optional feature for parallel operation (-P Option code). This feature provides a precise forced output voltage load regulation droop characteristic. The output set point and droop slope are factory calibrated to insure optimum matching of multiple modules' load regulation characteristics. To implement load sharing, the following requirements should be followed:

- The $V_{OUT(+)}$ and $V_{OUT(-)}$ pins of all parallel modules must be connected together. Balance the trace resistance for each module's path to the output power planes, to insure best load sharing and operating temperature balance.
- V_{IN} must remain between $36V_{dc}$ and $75V_{dc}$ for droop sharing to be functional.
- It is permissible to use a common Remote On/Off signal to start all modules in parallel.
- These modules contain means to block reverse current flow upon start-up, when output voltage is present from other parallel modules, thus eliminating the requirement for external output ORing devices. Modules with the -P option will self determine the presence of voltage on the output from other operating modules, and automatically increase its Turn On delay, T_{delay} , as specified in the Feature Specifications Table.
- When parallel modules startup into a pre-biased output, e.g. partially discharged output capacitance, the T_{rise} is automatically increased, as specified in the Feature Specifications Table, to insure graceful startup.
- Insure that the load is $<50\% I_{O,MAX}$ (for a single module) until all parallel modules have started (load full start $>$ module T_{delay} time max + T_{rise} time).
- If fault tolerance is desired in parallel applications, output ORing devices should be used to prevent a single module failure from collapsing the load bus.

Technical Specifications (continued)

Remote Sense

The QSDW050A0, and the QSVW050A0B with option “9” (see Ordering Information), are capable of remote output-voltage sensing and regulation using pins SENSE(+) and SENSE(-). The SENSE(-) pin should be always connected to VO(-). If SENSE(+) is left unconnected, the output voltage is sensed inside the module.

Remote sense minimizes the effects of distribution losses by regulating the voltage at the remote-sense connections (See Figure 15). The voltage between the remote-sense pins and the output terminals must not exceed the output voltage sense range given in the Feature Specifications table:

$$[V (+) - V (-)] - [SENSE(+)] \leq 0.5 V$$

Although the output voltage can be increased by both the remote sense and by the trim, the maximum increase for the output voltage is not the sum of both. The maximum increase is the larger of either the remote sense or the trim. The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using remote sense and trim, the output voltage of the module can be increased, which at the same output current, would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power (Maximum rated power = $V_{o,set} \times I_{o,max}$).




Figure 15. Circuit Configuration for remote sense.

Output Control Pins

The QSVW050A0B with option “9” (see Ordering Information) includes a TRIM/C1 pin permanently configured for Trim as described below.

The QSDW050A0B contains two configurable control pins, T/C1 and C2, referenced to the module secondary SIG_GND. See Mechanical Views for pin locations. The following table list the default factory configurations for the functions assigned to these pins. Additional configurations can be accomplished via the PMBus command, MFR_C1_C2_ARA_CONFIG [0xE0].

Following the table, there is a feature description for each function

Pin Designation/Function	Module Code	Configuration
T/C1	C2	
On/Off (O)	Power Good	w/o -P
Trim	On/Off (O)	w/o -P
Trim	Power Good	w/o -P
On/Off (O)	Power Good	with -P
		Factory Default

Remote On/Off (output side)

The module contains an additional remote on/off control input On/Off(o), via either the T/C1 or C2 pin, reference to the $V_o(-)$ terminal. This command is also used to configure the logic for the On/Off(o) pin. Positive logic remote on/off turns the module on during a logic-high voltage on the ON/OFF pin, and off during a logic low. Negative logic remote on/off turns the module off during a logic high, and on during a logic low. The On/Off(o) circuit is powered from an internal bias supply, referenced to SIG_GND. To turn the power module on and off, the user must supply a switch to control the voltage between the On/Off (o) terminal and the $V_o(-)$ terminal ($V_{on/off(o)}$). The switch can be an open collector or equivalent (see Figure 14). A logic low is $V_{on/off(o)} = -0.3V$ to $0.8V$. The typical $I_{on/off(o)}$ during a logic low is $330\mu A$. The switch should maintain a logic-low voltage while sinking $250\mu A$. During a logic high, the maximum $V_{on/off(o)}$ generated by the power module is $3.3V$. The maximum allowable leakage current of the switch at $V_{on/off(o)} = 2.0V$ is $130\mu A$. If using an external voltage source, the maximum voltage $V_{on/off}$ on the pin is $3.3V$ with respect to the $V_o(-)$ terminal.

If not using the Remote On/Off(o) feature, the pin may be left N/C.

Technical Specifications (continued)

Feature Descriptions (continued)

Power Good, PG

The QSD(V)W050A0B module provides a Power Good (PG) feature, which compares the module's output voltage to the module's POWER_GOOD_ON and POWER_GOOD_OFF values. These values are Adjustable via PMBus, D version. PG is asserted when the module's output voltage is above the POWER_GOOD_ON value, and PG is de-asserted if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going below the POWER_GOOD_OFF value.

The PG signal, provided on pin C2, is implemented with an open-drain node, pulled up via a 10kΩ resistor to 3.3V internally. For Positive Logic PG (default), the PG signal is HI, when PG is asserted, and LO, when the PG is de-asserted. For Negative Logic PG, the PG signal is LO, when PG is asserted, and HI, when the PG is de-asserted.

The PMBus command MFR_PGOOD_POLARITY is used to set the logic polarity of the signal.

If not using the Power Good feature, the pin may be left N/C.

Trim, Output Voltage Programming

Trimming allows the output voltage set point to be increased or decreased; this is accomplished by connecting an external resistor between the TRIM pin and either the Vo(+) pin or the Vo(-) pin.




Figure 16. Circuit Configuration to Trim Output Voltage.

Connecting an external resistor ($R_{trim-down}$) between the T/C1 pin and the Vo(-) (or Sense(-)) pin decreases the output voltage set point. To maintain set point accuracy, the trim resistor tolerance should be $\pm 1.0\%$.

The following equation determines the required external resistor value to obtain a percentage output voltage change of $\Delta\%$.

$$R_{trim-down} = \left[\frac{511}{\Delta\%} - 10.22 \right] \text{ K}\Omega$$

$$\text{Where } \Delta\% = \left(\frac{12.0V - V_{desired}}{12.0V} \right) \times 100$$

For example, to trim-down the output voltage of the module by 20% to 9.6V, $R_{trim-down}$ is calculated as follows: $\Delta\%=20$

$$R_{trim-down} = \left[\frac{511}{20} - 10.22 \right] \text{ K}\Omega$$

$$R_{trim-down} = 15.3\text{K}\Omega$$

Connecting an external resistor ($R_{trim-up}$) between the T/C1 pin and the Vo(+) (or Sense (+)) pin increases the output voltage set point. The following equations determine the required external resistor value to obtain a percentage output voltage change of $\Delta\%$:

$$R_{trim-up} = \left[\frac{5.11 \times 12.0V \times (100 + \Delta\%)}{1.225 \times \Delta\%} - \frac{511}{\Delta\%} - 10.22 \right] \text{ K}\Omega$$

$$\text{Where } \Delta\% = \left(\frac{V_{desired} - 12.0V}{12.0V} \right) \times 100$$

For example, to trim-up the output voltage of the module by 5% to 12.6V, $R_{trim-up}$ is calculated as follows: $\Delta\%=5$

$$R_{trim-up} = \left[\frac{5.11 \times 12.0 \times (100 + 5)}{1.225 \times 5} - \frac{511}{5} - 10.22 \right] \text{ K}\Omega$$

$$R_{trim-up} = 938.8\text{K}\Omega$$

The voltage between the Vo(+) and Vo(-) terminals must not exceed the minimum output overvoltage protection value shown in the Feature Specifications table. This limit includes any increase in voltage due to remote-sense compensation and output voltage

Technical Specifications (continued)

Feature Descriptions (continued)

Trim, Output Voltage Programming (continued)


set-point adjustment trim. Although the output voltage can be increased by both the remote sense and by the trim, the maximum increase for the output voltage is not the sum of both. The maximum increase is the larger of either the remote sense or the trim. The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using remote sense and trim, the output voltage of the module can be increased, which at the same output current would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power (Maximum rated power = $V_{O,set} \times I_{O,max}$).

Output Voltage Transient Response and External Capacitance Optimization

The module meets the specified capacitance range and transient response requirements with the default control-loop compensation. However the D-version module allows users to adjust the digital compensation to optimize the module's transient response and extend its external output capacitance capability. For details, please see Digital Features, Adjusting Control-Loop Compensation.

Thermal Considerations

The thermal data presented here is based on physical measurements taken in a wind tunnel, using automated thermocouple instrumentation to monitor key component temperatures: FETs, diodes, control ICs, magnetic cores, ceramic capacitors, opto-isolators, and module pwb conductors, while controlling the ambient airflow rate and temperature. For a given airflow and ambient temperature, the module output power is increased, until one (or more) of the components reaches its maximum derated operating temperature, as defined in IPC-9592B. This procedure is then repeated for a different airflow or ambient temperature until a family of module output derating curves is obtained.



The power modules operate in a variety of thermal environments and sufficient cooling should be provided to help ensure reliable operation. Thermal considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability.

Heat-dissipating components are mounted on the top side of the module. Heat is removed by conduction, convection and radiation to the surrounding environment. Proper cooling can be verified by measuring the worst-case air temperature and speed just upstream of the module, and measuring or estimating the module output power. For reliable operation, the output power of the module should not exceed the rated power for the module as listed in the Ordering Information table, or the derated power for the actual operating conditions as indicated in the derating curves of Figs. 18-23.




Figure 17. Location of the thermal reference temperature T_{ref} for Baseplate module.

Technical Specifications (continued)

Thermal Considerations (continued)

A simpler but less accurate way to ensure reliable operation is to measure the thermal reference temperature T_{ref} at the position indicated in Figure 17. This temperature should be limited to 100°C, or a lower value for extremely high reliability. However this method limits power more than necessary for some thermal conditions, especially high ambient temperatures with ≤ 0.5 " heatsink. The T_{ref} limit may be disregarded if the derating-curve method of the previous paragraph is used.

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.

Heat Transfer via Convection

Increased airflow over the module enhances the heat transfer via convection. The thermal derating of figure 18-23 shows the maximum output current that can be delivered by each module in the indicated orientation versus local ambient temperature (T_A) for three local air speeds.

The use of Figure 18 is shown in the following example:

Example

What is the minimum airflow necessary for a QSD(V) W050A0B operating at $V_i = 48$ V, an output current of 35A, and a maximum ambient temperature of 60°C in transverse orientation.

Solution:

Given: $V_{in} = 48$ V, $I_o = 35$ A, $T_A = 60^\circ$ C

Determine required airflow velocity (Use Figure 18):

Velocity = 1.5m/s (300 LFM) or greater

Technical Specifications (continued)

Thermal Considerations (continued)




Figure 18. Output Current Derating for the Base plate QSD(V)W050A0B-H at 48V in with Transverse airflow from $V_{in(-)}$ to $V_{in(+)}$; $V_{in}=48V$.




Figure 19. Output Current Derating for the Base plate QSD(V)W050A0B-H with Longitudinal Airflow from V_{out} to V_{in} ; $V_{in}=48V$.




Figure 20. Output Current Derating for the Base plate QSD(V)W050A0B-H with a 0.5" Heat Sink and Transverse Airflow from $V_{in(-)}$ to $V_{in(+)}$; $V_{in}=48V$.




Figure 21. Output Current Derating for the Base plate QSD(V)W050A0B-H with a 0.5" Heat Sink and Longitudinal Airflow from V_{out} to V_{in} ; $V_{in}=48V$.




Figure 22. Output Current Derating for the Base plate QSD(V)W050A0B-H with a 1.0" Heat Sink and Transverse Airflow from $V_{in(-)}$ to $V_{in(+)}$; $V_{in}=48V$.




Figure 23. Output Current Derating for the Base plate QSD(V)W050A0B-H with a 1.0" Heat Sink and Longitudinal Airflow from V_{out} to V_{in} ; $V_{in}=48V$.

Technical Specifications (continued)

Layout Considerations

The QSD(V)W050A0B power module series are low profile in order to be used in fine pitch system card architectures. As such, component clearance between the bottom of the power module and the mounting board is limited. Avoid placing copper areas on the outer layer directly underneath the power module. Also avoid placing via interconnects underneath the power module.

For additional layout guide-lines, refer to FLTR100V10 Data Sheet.

Through-Hole Lead-Free Soldering Information

The RoHS-compliant, Z version, through-hole products use the SAC (Sn/Ag/Cu) Pb-free solder and RoHS-compliant components. The non-Z version products use lead-tin (Pb/Sn) solder and RoHS-compliant components. Both version modules are designed to be processed through single or dual wave soldering machines. The pins have an RoHS-compliant, pure tin finish that is compatible with both Pb and Pb-free wave soldering processes. A maximum preheat rate of 3°C/s is suggested. The wave preheat process should be such that the temperature of the power module board is kept below 210°C. For Pb solder, the recommended pot temperature is 260°C, while the Pb-free solder pot is 270°C max. Not all RoHS - compliant through-hole products can be processed with paste-through-hole Pb or Pb-free reflow process. If additional information is needed, please consult with your OmniOn representative for more details.

Reflow Lead-Free Soldering Information

The RoHS-compliant through-hole products can be processed with the following paste-through-hole Pb or Pb-free reflow process.

Max. sustain temperature :

245°C (J-STD-020C Table 4-2: Packaging Thickness \geq 2.5mm / Volume $>$ 2000mm³),

Peak temperature over 245°C is not suggested due to the potential reliability risk of components under continuous high- temperature.

Min. sustain duration above 217°C : 90 seconds
Min. sustain duration above 180°C : 150 seconds
Max. heat up rate: 3°C/sec

Max. cool down rate: 4°C/sec

In compliance with JEDEC J-STD-020C spec for 2 times reflow requirement.

Pb-free Reflow Profile

BMP module will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb- free solder profiles and MSL classification procedures. BMP will comply with JEDEC J-STD-020C specification for 2 times reflow requirement. The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Figure 24.




Figure 24. Recommended linear reflow profile using Sn/Ag/Cu solder.

MSL Rating

The QSD(V)W050A0B modules have a MSL rating of 2a.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-060A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $<$ 40°C, $<$ 90% relative humidity.


Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to OmniOn Board Mounted Power Modules: Soldering and Cleaning Application Note (AP01-056EPS).

Technical Specifications (continued)

EMC Considerations

The circuit and plots in Figure 25 shows a suggested configuration to meet the conducted emission limits of EN55032 Class A. For further information on designing for EMC compliance, please refer to the FLT012A0Z data sheet.



- C1, C2 2.2µF 100V 1210
- C3, C7 1µF 100v 1210
- C4 330µF 100V Nichicon VR series
- C5, C6 0.01µF 1500V 1210
- C8 470µF 16V Oscon





Figure 25. EMC Consideration

Technical Specifications (continued)

Packaging Details

All versions of the QSD(V)W050A0B are supplied as standard in the plastic trays shown in Figure 26. Each tray contains a total of 12 power modules. The trays are self-stacking and each shipping box for the QSD(V)W050A0B module contains 2 full trays plus one empty hold-down tray giving a total number of 24 power modules.

Tray Specification

Material	PET (1mm)
Max surface resistivity	$10^9 - 10^{11} \Omega/\text{PET}$
Color	Clear
Capacity	12 power modules
Min order quantity	24 pcs (1 box of 2 full trays + 1 empty top tray)




Figure 26. QSD(V)W050 Packaging Tray

Technical Specifications (continued)

Digital Feature Descriptions (D Versions)

PMBus Interface Capability

The QSDW050A0B series is equipped with a digital PMBus interface to allow the module to be configured, and communicate with system controllers. Detailed timing and electrical characteristics of the PMBus can be found in the PMBus Power Management Protocol Specification, Part 1, revision 1.2, available at <http://pmbus.org>. The QSDW050A0B supports both the 100kHz and 400kHz bus timing requirements. The QSDW050A0B shall stretch the clock, as long as it does not exceed the maximum clock LO period of 35ms. The QSDW050A0B will check the Packet Error Checking scheme (PEC) byte, if provided by the PMBus master, and include a PEC byte in all responses to the master. However, the QSDW050A0B does not require a PEC byte from the PMBus master.

The QSDW050A0B supports a subset of the commands in the PMBus 1.2 specification. Most all of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the linear format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the QSDW050A0B. The supported commands are described in greater detail below.

The QSDW050A0B contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE_DEFAULT_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.

SMBALERT Interface Capability

The QSDW050A0B also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism through which the QSDW050A0B can alert the PMBus master that it has an active status or alarm condition via pulling the SMBALERT pin to an active low. The master processes this condition, and simultaneously addresses all slaves on the PMBus through the Alert Response Address. Only the slave(s) that caused the alert (and that support the protocol) acknowledges this request. The master performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. Note: The QSDW050A0B can only respond to a single address at any given time. Therefore, the factory default state for the QSDW050A0B module is to retain its resistor programmed address, when it is in an

ALERT active condition, and not respond to the ARA. This allows master systems, which do not support ARA, to continue to communicate with the slave QSDW050A0B using the programmed address, and using the various READ_STATUS commands to determine the cause for the SMBALERT. The CLEAR_FAULTS command will retire the active SMBALERT. However, when the QSDW050A0B module is used in systems that do support ARA, Bit 4 of the MFR_C1_C2_ARA_CONFIG [0xE0] command can be used to reconfigure the module to utilize ARA. In this case, the QSDW050A0B will no longer respond to its programmed address, when in an ALERT active state. The master is expected to perform the modified received byte operation, and retire the ALERT active signal. At this time, the QSDW050A0B will return to its resistor programmed address, allowing normal master-slave communications to proceed. The QSDW050A0B does not contain capability to arbitrate data bus contention caused by multiple modules responding to the modified received byte operation. Therefore, when the ARA is used in a multiple module PMBus application, it is necessary to have the QSDW050A0B module at the lowest programmed address in order for the host to properly determine all modules' address that are associated with an active SMBALERT. Please contact your OmniOn sales representative for further assistance, and for more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0 through 12, 40, 44, 45, and 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended).

Technical Specifications (continued)

Digit	Resistor Value (KΩ)
0	10
1	15.4
2	23.7
3	36.5
4	54.9
5	84.5
6	130
7	200

Table 4





Figure 27. Circuit showing connection of resistors used to set the PMBus address of the module.

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module.

Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, SMBus.org

PMBus Data Format

For commands that set or report any voltage thresholds related to output voltage (including VOUT_COMMAND, VOUT_MARGIN, POWER_GOOD and READ_VOUT), the module supports the linear data format consisting of a two byte value with a 16-bit, unsigned mantissa, and a fixed exponent of -12. The format of the two data bytes is shown below:




The value of the number is then given by

$$\text{Value} = \text{Mantissa} \times 2^{-12}$$

For commands that set all other thresholds, voltages or report such quantities, the module supports the linear data format consisting of a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent.

The format of the two data bytes is shown below:



The value of the number is then given by

$$\text{Value} = \text{Mantissa} \times 2^{\text{Exponent}}$$

PMBus-Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0: Output is disabled

1: Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows

Bit Position	4	3	2	1	0
Access	r	r/w	r	r	r
Function	PU	CMD	CPR	POL	CPA

Default Value 1 1 1 1 1

PU: Factory set to 1. QSDW050A0B requires On/Off(i) pin to be connected to proper input rail for module to power up. This bit is used together with the CMD, CPR and ON bits to determine startup.

Bit Value	Action
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Factory set to 1. QSDW050A0B requires On/Off(i) pin to be connected to proper input rail for module to power up. This bit is used together with the CMD and ON bits to determine startup.

Bit Value	Action
1	Module requires the analog ON/OFF pin to be asserted to start the unit

Technical Specifications (continued)

Adjusting Input Undervoltage Lockout

The module allows adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold, while the VIN_OFF command sets the input voltage turn off threshold. For both the VIN_ON and VIN_OFF commands, possible values range from 32.000 to 46.000V in 0.125V steps. VIN_ON must be 2.000V greater than VIN_OFF.

Both the VIN_ON and VIN_OFF commands use the “Linear” format with two data bytes. The upper five bits [7:3] of the high data byte form the two’s complement representation of the exponent, which is fixed at -3 (decimal). The remaining 11 bits are used for two’s complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. The data associated with VIN_ON and VIN_OFF can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Adjusting Soft Start Delay and Rise Time

The soft start delay and rise time can be adjusted in the module via PMBus. The TON_DELAY command sets the delay time in ms, and allows choosing delay times between 10ms and 500ms, with resolution of 0.5ms. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 15ms and 500ms, with resolution of 0.5ms. When setting TON_RISE, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. Both the TON_RISE and TON_DELAY commands use the “Linear” format with two data bytes. The upper five bits [7:3] of the high data byte form the two’s complement representation of the exponent, which is fixed at -1 (decimal). The remaining 11 bits are used for two’s complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. The data associated with TON_RISE and TON_DELAY can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Adjusting Output Voltage

The QSDW050A0B module output voltage set point is adjusted using the VOUT_COMMAND. The output voltage setting uses the Linear data format, with the 16 bits of the VOUT_COMMAND formatted as an unsigned mantissa, and a fixed exponent of -12 (decimal) (read from VOUT_MODE).

$$V_{OUT} = \text{Mantissa} \times 2^{-12}$$

The range limits for VOUT_COMMAND are 9.60V to 13.20V, and the resolution is 0.244mV. The data associated with VOUT_COMMAND can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Margining Output Voltage

The QSDW050A0B module can also have its output voltage margined via PMBus commands. The command VOUT_MARGIN_HIGH sets the margin high voltage, while the command VOUT_MARGIN_LOW sets the margin low voltage. Both the VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW commands use the “Linear” mode with the exponent fixed at -12 (decimal). The data associated with VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

The module is commanded to go to the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

```
00XX :Margin Off
0110 :Margin Low (Act on Fault)
1010 :Margin High (Act on Fault)
```

Adjusting Control-Loop Compensation

While the default control-loop compensation has been set to meet the specified capacitance range and transient response requirements, users may adjust the compensation to optimize the module’s transient response and extend its external output capacitance capability using a simulation model available from your OmniOn representative. Specifically, compensation coefficients KP, KI, KD, and ALPHA may be adjusted using PMBus commands 0xE3 through 0xE6. Some typical values are given in the table below

Low-ESR bulk C (uF)	Ceramic Cap (uF)	KP	KI	KD	ALPHA
470 - 5000*		2300	45	-1200	200
11,000	303	5000	45	-1200	200
20,000		7000	45	-1200	200

* default compensation

Measuring Output Voltage

The module can provide output voltage information using the READ_VOUT command. The command returns two bytes of data in the linear format, with the 16 bits of the READ_VOUT formatted as an unsigned mantissa, and a fixed exponent of -12 (decimal).

During module manufacture, an offset correction value is written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of VOUT. The command MFR_VOUT_READ_CAL_OFFSET can be used to read the offset - two bytes consisting of a signed 16-bit mantissa in two’s complement format, using a fixed exponent of -12 (decimal). The resolution is 0.244mV. The corrected Output voltage reading is then given by:

$$V_{OUT}(\text{Read}) = [V_{OUT}(A / D) + \text{MFR_VOUT_READ_CAL_OFFSET}]$$

Technical Specifications (continued)

Measuring Input Voltage

The module can provide input voltage information using the READ_VIN command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two's complement representation of the exponent, which is fixed at -3 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of Vin. The command MFR_VIN_READ_CAL_OFFSET can be used to read the offset - two bytes consisting of a five-bit exponent (fixed at -3) and a 11-bit mantissa in two's complement format. The resolution is 125mV. The command MFR_VIN_READ_CAL_GAIN can be used to read the gain correction - two bytes consisting of an unsigned 16 bit number. The resolution of this correction factor 0.000122. The corrected input voltage reading is then given by:

$$V_{IN} \text{ (Read)} = [V_{IN} \text{ (A/D)} \times (\text{MFR_VIN_READ_CAL_GAIN} / 8192)] + \text{MFR_VIN_READ_CAL_OFFSET}$$

Measuring Output Current

The module measures output current by using a current transformer as the current sense element. The module can provide output current information using the READ_IOUT command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two's complement representation of the exponent, which is fixed at -3 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. Output current readings are blanked below 1.65A.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of IOUT. The command MFR_IOUT_CAL_OFFSET can be used to read the offset - two bytes consisting of a five-bit exponent (fixed at -3) and a 11-bit mantissa in two's complement format. The resolution is 62.5mA. The command MFR_IOUT_CAL_GAIN can be used to read the gain correction - two bytes consisting of an unsigned 16 bit number. The resolution of this correction factor 0.000122. The READ_IOUT command provides module average output current information. This command only supports positive current sourced from the module. If the converter is sinking current a reading of 0 is provided

I_{OUT} (Read) =

$$[I_{OUT} \text{ (A/D)} \times (\text{MFR_IOUT_CAL_GAIN} / 8192)] + \text{MFR_IOUT_CAL_OFFSET}$$

Note that the current reading provided by the module is corrected for temperature.

Measuring Internal Module Temperature

The module can provide temperature information using the READ_TEMPERATURE_1 command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two's complement representation of the exponent, which is fixed at -2 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa.

Note that the module's temperature sensor is located close to the module hot spot TH1 (see Thermal Considerations). and is subjected to temperatures higher than the ambient air temperature near the module. The temperature reading will be highly influenced by module load and airflow conditions.

Reading Status of the Module

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A X in the FLAG cell indicates the bit is not supported.

Technical Specifications (continued)

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
15	VOUT fault	0
14	IOUT fault or warning	0
13	Input Voltage fault	0
12	X	0
11	POWER_GOOD# (is negated)	0
10	X	0
9	X	0
8	X	0

High Byte

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	X	0

Low Byte

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	X	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output current related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_INPUT : Returns one byte of information relating to the status of the module's input voltage related faults.

Bit Position	Flag	Default Value
7	VIN OV Fault	0
6	X	0
5	X	0
4	VIN UV Fault	0
3	Module Off (Low VIN)	0
2	X	0
1	X	0
0	X	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Data	0
5	Packet Error Check Failed	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

Technical Specifications (continued)

Summary of Supported PMBus Commands

This section outlines the PMBus command support for the QSDW050A0B bus converters. Each supported command is outlined in order of increasing command codes with a quick reference table of all supported commands included at the end of the section.

Each command will have the following basic information.

Command Name [Code]

Command support Data format

Factory default

Additional information may be provided in tabular form or other format, if necessary.

OPERATION [0x01]

Command support: On/Off Immediate and Margins (Act on Fault). Soft off with sequencing not supported and Margins (Ignore Fault) not supported. Therefore bits 6, 3, 2, 1 and 0 set as read only at factory defaults.

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r/w	r/w	r	r	r	r
Function	ON/OFF		Bits[5:4]		Bits[3:2]		N/A	
Default Value	1	0	0	0	1	0	0	0

ON_OFF_CONFIG [0x02]

Command support: Bit 1 polarity will be set based upon module code [0=Negative on/off logic, 1=positive on/off logic to allow customer system to know hardware on/off logic

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r/w	r
Function	(reserved)			Bit 4 pu	Bit 3 cmd	Bit 2 cpr	Bit 1 pol	Bit 0 cpa
Default Value	0	0	0	1	1	1	module code	1

CLEAR_FAULTS [0x03]

Command support: All functionality

STORE_DEFAULT_ALL[0x11]

Command support: All functionality – Stores operating parameters to EEprom memory.

Command requires ≤ 500ms to execute. Delay any additional commands to module for sufficient time to complete execution.

RESTORE_DEFAULT_ALL[0x12]

Command support: All functionality – Restores operating parameters from EEprom memory.

Command requires ≤ 200ms to execute. Delay any additional commands to module for sufficient time to complete execution.

VOUT_MODE[0x20]

Command support: Supported. Factory default: 0x14 – indicates linear mode with exp = -12

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	Mode (linear)				2's complement exponent			
Default Value	0	0	0	1	0	1	0	0

Technical Specifications (continued)

VOUT_COMMAND [0x21]

Data format :16 bit unsigned mantissa (implied exponent per VOUT_MODE)
 Factory default :12.000V (12.00/2⁻¹² → 49,152 = 0xC000) [standard code]
 12.200V (12.20/2⁻¹² → 49,971 = 0xC333) [-44 option]

Range limits (max/min) :13.200V/9.600V

Units : volt

Command support : Supported

VOUT_CAL_OFFSET [0x23]

Range limits (max/min) :+0.25/-0.25

Units : volt

Command support : read/write support, lockout per MFR_DEVICE_TYPE, functionality implemented

VOUT_MARGIN_HIGH [0x25]

Range limits (max/min) :13.2/9.6

Units : volt

Command support : read/write support, full functionality except "Ignore faults".

Note : Range cross-check - value must be greater than VOUT_MARGIN_LOW value.

VOUT_MARGIN_LOW [0x26]

Range limits (max/min) :13.2/9.6

Units : volt

Command support : read/write support, full functionality except "Ignore faults".

Note : Range cross-check - value must be less than VOUT_MARGIN_HIGH value.

VOUT_DROOP [0x28]

Factory default : 0 (No droop); 10 (Parallel operation) Range limits (max/min): 50/0

Units : mv/A

Command support : All functionality

VIN_ON [0x35]

Range limits (max/min) : 46/34

Units : volt

Command support : All functionality

Note : Special interlock checks between VIN_ON and VIN_OFF maintain a hysteresis gap of 2V minimum and do not allow the OFF level to be higher than and ON level

VIN_OFF [0x36]

Range limits (max/min) : 46/32

Units : volt

Command support : All functionality

Note : Special interlock checks between VIN_ON and VIN_OFF maintain a hysteresis gap of 2V minimum and do not allow the OFF level to be higher than and ON level

VOUT_OV_FAULT_LIMIT [0x40]

Range limits (max/min) :15.99/10.9 (See note 2)

Units : volt

Command support : All functionality

Note : 1. Range cross- check – value must be greater than VOUT_COMMAND value.
 2.The maximum OV Fault Limit equals the output set point plus 3V, up to 15.99V. This is an automatic module protection feature that will override a user-set fault limit if the user limit is set too high.

Technical Specifications (continued)

VOUT_OV_FAULT_RESPONSE [0x41]

Command support:

- Response settings (bits RSP0:1) – only a setting of 10, unit shuts down and responds according to the retry settings below, is supported.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shut down.
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the VOUT_OV_FAULT_RESPONSE command are;

- The unit shuts down in response to a VOUT over voltage condition.
- The unit will continuously restart (normal startup) while the VOUT over voltage condition is present until it is commanded off, bias power is removed or another fault condition causes the unit to shut down.
- The shutdown delay is set to 0 delay cycles.

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	0	1	1	1	0	0	0

IOUT_OC_FAULT_LIMIT [0x46]

Range limits (max/min) : 60/20 Units: amp

Command support : All functionality

Note : Range cross-check – value must be greater than IOUT_OC_WARN_LIMIT value.

IOUT_OC_FAULT_RESPONSE [0x47]

Command support:

- Response settings (bits RSP0:1) – only settings of 11, unit shuts down and responds according to the retry settings below, is supported.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shut down.
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the IOUT_OC_FAULT_RESPONSE command are;

- The unit shuts down in response to an IOUT over current condition.
- The unit will continuously restart (normal startup) while the IOUT over current condition is present until it is commanded off, bias power is removed or another fault condition causes the unit to shut down.
- The shutdown delay is set to 0 delay cycles.

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	1	1	1	1	0	0	0

IOUT_OC_WARN_LIMIT [0x4A]

Range limits (max/min) : 60/10

Units : amp

Command support : read/write support, functionality complete

Note : Range cross-check – value must be less than IOUT_OC_FAULT_LIMIT value.

Technical Specifications (continued)

OT_FAULT_LIMIT [0x4F]

Range limits (max/min) : 140/25
 Units : degrees C
 Command support : All functionality
 Note : Range cross-check – value must be greater than OT_WARN_LIMIT value.

OT_FAULT_RESPONSE [0x50]

Command support:

- Response settings (bits RSP0:1) – only setting of 10, unit shuts down and responds according to the retry settings below.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shut down.
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the OT_FAULT_RESPONSE command are;

- The unit shuts down in response to an over-temperature condition.
- The unit will continuously restart (normal startup) while the over-temperature condition is present until it is commanded off, bias power is removed or another fault condition causes the unit to shut down.
- The shutdown delay is set to 0 delay cycles.

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	0	0	0	0	0	0	0

OT_WARN_LIMIT [0x51]

Range limits (max/min) : 125/25
 Units : degrees C.
 Command support : All functionality
 Note : Range cross-check – value must be less than OT_FAULT_LIMIT value.

VIN_OV_FAULT_LIMIT [0x55]

Range limits (max/min) : 90/48
 Units : volt
 Command support : All functionality

VIN_OV_FAULT_RESPONSE [0x56]

Command support:

- Response settings (bits RSP0:1) – only settings of 11 (The device's output is disabled while the fault is present.) is supported.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault).
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the VIN_OV_FAULT_RESPONSE command are;

- The unit shuts down in response to a VIN over voltage condition.
- The unit will continuously prepare to restart (normal startup) while the VIN over voltage condition is present until it is commanded off, bias power is removed, the VIN over voltage condition is removed, or another fault condition causes the unit to shut down.
- The shutdown delay is set to 0 delay cycles.

Technical Specifications (continued)

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	1	0	0	0	0	0	0

POWER_GOOD_ON [0x5E]

Range limits (max/min): 13.2/9.4

Units : volt

Command support : full support

Note : Range cross-check – value must be greater than POWER_GOOD_OFF value by 1.6V.

POWER_GOOD_OFF [0x5F]

Range limits (max/min) : 11.6/7.8

Units : volt

Command support : full support

Note : Range cross-check – value must be less than POWER_GOOD_ON value by 1.6V.

TON_DELAY [0x60]

Range limits (max/min) : 500/10

Units : milliseconds

Command support : full support

TON_RISE [0x61]

Range limits (max/min) : 500/15

Units : milliseconds

Command support : full support

STATUS_WORD [0x79]

Command support: full implementation for supported functions (note: Fans, MFR_SPECIFIC, Unknown not supported)

Format	8 bit unsigned (bit field)							
Bit Position	15	14	13	12	11	10	9	8
Access	r	r	r	r	r	r	r	r
Function	VOUT	I/POUT	INPUT	MFR_SPEC ¹	#PWR_GOOD	FANS ¹	OTHER ¹	UNKNOWN ¹

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	BUSY ¹	OUTPUT_OFF	VOUT_OV_FAULT	IOUT_OC_FAULT	VIN_UV_FAULT	TEMP	CML	NONE OF ABOVE ¹

¹Not supported

STATUS_VOUT [0x7A]

Command support: VOUT_OV_FAULT support, all bit reset supported

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/reset ¹	r/reset	r/reset	r/reset	r/reset	r/reset	r/reset	r/reset
Function	VOUT_OV_FAULT	VOUT_OV_WARN ¹	VOUT_UV_WARN ¹	VOUT_UV_FAULT ¹	VOUT_MAX_WARN ¹	TON_MAX_FAULT ¹	TOFF_MAX_WARN ¹	VOUT_TRACKING_ERROR ¹

¹Not supported

Technical Specifications (continued)

STATUS_IOUT [0x7B]

Command support: IOUT_OC_FAULT support, all bit reset supported

Format		8 bit unsigned (bit field)						
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	IOUT_OC_FAULT	IOUT_OC_LV_FAULT ¹	IOUT_OC_WARN	IOUT_UC_FAULT ¹	Current ShareFault ¹	In Power Limiting Mode ¹	POUT_OP_FAULT ¹	POUT_OP_WARN ¹

¹Not supported

STATUS_INPUT [0x7C]

Command support: VIN_OV_FAULT support, all bit reset supported

Format		8 bit unsigned (bit field)						
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	VIN_OV_FAULT	VIN_OV_WARN ¹	VIN_UV_WARN ¹	VIN_UV_FAULT	Unit Off (low input voltage)	IIN_OC_FAULT ¹	IIN_OC_WARN ¹	PIN_OP_WARN ¹

¹Not supported

STATUS_TEMPERATURE [0x7D]

Command support: OT_WARN, OT_FAULT supported, all bit reset supported

Format		8 bit unsigned (bit field)						
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	OT_FAULT	OT_WARN	UT_WARN ¹	UT_FAULT ¹	reserved	reserved	reserved	reserved

¹Not supported

STATUS_CML [0x7E]

Command support: PEC_FAULT, INVALID_DATA, INVALID_CMD supported, all bit reset supported

Format		8 bit unsigned (bit field)						
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	INVALID_CMD	INVALID_DATA	PEC FAILED	MEMORY_FAULT ¹	PROC_FAULT ¹	reserved	COM_FAULT (other) ¹	Memory/Logic fault (other) ¹

¹Not supported

READ_VIN [0x88]

Command support: full support

READ_VOUT [0x8B]

Command support: full support

READ_IOUT [0x8C]

Command support: full support

READ_TEMPERATURE_1 [0x8D]

Command support: full support

Technical Specifications (continued)

MFR_DEVICE_TYPE [0xD0]

Command support: partial support in place (Module Name) - Write protection does not cover all Bits

Format	Unsigned Binary															
Bit Pos.	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Reserved								Module Name						WPE	Res
Default	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0

Byte	Bit	Description	Value	Meaning
High Byte	7:0	Reserved		
Low Byte	7:2	Module Name ¹	1xxxx	Module Name
	1	WPE	0	Write Protect Enable not active.
			1	Write Protect Enable active.
0	Reserved	0	Reserved	

1.Present module designations (Non-isolated units will have a 0XXXXX format)

a.101000

MFR_VOUT_READ_CAL_GAIN [0xD1]

Range limits (max/min) : 0x2666/0x1999

Units : N/A

Command support : support for VOUT gain calibration (factor in flash), lockout per MFR_DEVICE_TYPE

MFR_VOUT_READ_CAL_OFFSET [0xD2]

Range limits (max/min) : exp must = -12

Units : N/A

Command support : support for VOUT offset calibration (factor in flash), lockout per MFR_DEVICE_TYPE

MFR_VIN_READ_CAL_GAIN [0xD3]

Range limits (max/min) : 0x2666/0x1999

Command support : support for VIN gain calibration (factor in flash), lockout per MFR_DEVICE_TYPE

MFR_VIN_READ_CAL_OFFSET [0xD4]

Data format : VIN linear format

Range limits (max/min) : exp must = -3

Units : N/A

Command support : support for VIN offset calibration (factor in flash), lockout per MFR_DEVICE_TYPE

MFR_IOUT_CAL_GAIN [0xD6]

Range limits (max/min) : 0x2666/0x1999

Units : N/A

Command support : support for IOUT gain calibration, lockout per MFR_DEVICE_TYPE

MFR_IOUT_CAL_OFFSET [0xD7]

Range limits (max/min) : exp must = -3

Units : N/A

Command support : support for IOUT offset calibration, lockout per MFR_DEVICE_TYPE

MFR_FW_REV [0xDB]

Range limits (max/min) : 9999/0000

Units : N/A

Command support : full read support

Example : 0x1192 indicates firmware revision 1.1.92.

Technical Specifications (continued)

MFR_C1_C2_ARA_CONFIG [0xE0]

Command Code

Command support: Full support.

Command		MFR_C1_C2_ARA_CONFIG						
Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r/w	r/w	r/w	r/w	r/w
Function	Reserved			ARA	Assignment Table			
Default Value	0	0	0	0	0	0	0	0

Bit	Description	Value	Meaning
7:5	Reserved	000	Reserved
4	ARA	0	ARA not functional, module remains at resistor programmed address when SMBLAERT is asserted
		1	ARA functional, module responds to ARA only, when SMBLAERT is asserted
3:0	PIN Configuration*	0000	T/C1 pin: ON/OFF (Secondary) C2 pin: POWER_GOOD
		0001	T/C1 pin: TRIM C2 pin: POWER_GOOD
		0010	T/C1 pin: TRIM C2 pin: ON/OFF (Secondary)

* With -P option, only configuration 0000 is supported

MFR_C2_LOGIC [0xE1]

Command Code

Command support: full support (bits 0 and 1) as follows:

Command		MFR_C2_LOGIC						
Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r/w	r/w
Function	Reserved						On/Off(primary & secondary) combination	logic
Default Value	0	0	0	0	0	0	0	0

Bit	Description	Value	Meaning
7:2	Reserved	000000	Reserved
1	ON/OFF	0	Secondary side on/off pin state when mapped to either T/C1 or C2 is ignored
		1	AND – Primary and Secondary side on/off
0	Secondary Side ON/OFF Logic	0	Negative Logic (Low Enable: Input < 0.8V wrt Vout(-))
		1	Positive Logic (High Enable: Input > 2.0V wrt Vout(-))

MFR_PGOOD_POLARITY [0xE2]

Command support: full support (bit 0) as follows:

Bit 0 : 0 = Negative PGOOD logic (module PGOOD asserted when pin is LO, PGOOD de-asserted when pin is HI)

1 = Positive PGOOD logic (module PGOOD de-asserted when pin is LO, PGOOD asserted when pin is HI)

Command		MFR_PGOOD_POLARITY						
Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	R	r	r	r	r	r	r/w
Function	Reserved							logic
Default Value	0	0	0	0	0	0	0	1

Technical Specifications (continued)

MFR_SPECIFIC_KP [0xE3]

Value used to program specific proportional coefficient of the PID compensation Block.
 Range limits (max/min): 32767/-32768, Default 2300 [08FC(h)]
 Command support : Full support.

MFR_SPECIFIC_KI [0xE4]

Value used to program specific integral coefficient of the PID compensation Block.
 Range limits (max/min): 32767/-32768, Default value 45 [(002D(h)]
 Units : N/A
 Command support : Full support.

MFR_SPECIFIC_KD [0xE5]

Value used to program specific differential coefficient of the PID compensation Block.
 Range limits (max/min): 32767/-32768, Default value -1200 [(FB50(h)]
 Units : N/A
 Command support : Full support.

MFR_SPECIFIC_ALPHA [0xE6]

Value used to program specific alpha value of the PID compensation block.
 Range limits (max/min): 255/-256, Default value 200 [00C8(h)]
 Units : N/A
 Command support : Full support.

MFR_MODULE_DATE_LOC_SN [0xF0]

Command support : read/write support for 12 byte block, lockout per MFR_DEVICE_TYPE

Technical Specifications (continued)

PMBus Command Quick Reference Table

PMBUS CMD	CMD CODE	DATA BYTES	DATA FORMAT	DATA UNITS	TRANSFER TYPE	DEFAULT VALUE ¹ MS=Module specific
OPERATION	0x01	1	Bit field	N/A	R/part W byte	0x88
ON_OFF_CONFIG	0x02	1	Bit field	N/A	R byte	0x1D (Neg Logic); 0x1F (Pos Logic)
CLEAR_FAULTS	0x03	0	N/A	N/A	Send byte	none
STORE_DEFAULT_ALL	0x11	0	N/A	N/A	Send byte	none
RESTORE_DEFAULT_ALL	0x12	0	N/A	N/A	Send byte	none
VOUT_MODE	0x20	1	mode + exp	N/A	Read byte	0x14
VOUT_COMMAND	0x21	2	VOUT linear	Volts	R/W word	12.000V
VOUT_CAL_OFFSET	0x23	2	VOUT linear	Volts	R/W word	MS
VOUT_MARGIN_HIGH	0x25	2	VOUT linear	Volts	R/W word	12.600V
VOUT_MARGIN_LOW	0x26	2	VOUT linear	Volts	R/W word	11.400V
VOUT_DROOP	0x28	2	VOUT linear	mV/A	R/W word	0
VIN_ON	0x35	2	VIN linear	v	R/W word	35.000V
VIN_OFF	0x36	2	VIN linear	v	R/W word	33.000V
VOUT_OV_FAULT_LIMIT	0x40	2	VOUT linear	v	R/W word	15.000V
VOUT_OV_FAULT_RESPONSE	0x41	1	Bit field	N/A	R/W byte	0xB8
IOUT_OC_FAULT_LIMIT	0x46	2	IOUT linear	Amps	R/W word	60.000A
IOUT_OC_FAULT_RESPONSE	0x47	1	Bit field	N/A	R/part W byte	0xF8
IOUT_OC_WARN_LIMIT	0x4A	2	IOUT linear	Amps	R/W word	45.000A
OT_FAULT_LIMIT	0x4F	2	TEMP linear	Deg. C	R/W word	129°C
OT_FAULT_RESPONSE	0x50	1	Bit field	N/A	R/part W byte	0xB8
OT_WARN_LIMIT	0x51	2	TEMP linear	Deg. C	R/W word	120°C
VIN_OV_FAULT_LIMIT	0x55	2	VIN linear	v	R/W word	85V
VIN_OV_FAULT_RESPONSE	0x56	1	Bit field	N/A	R/part W byte	0xC0
POWER_GOOD_ON	0x5E	2	VOUT linear	v	R/W word	10.100V
POWER_GOOD_OFF	0x5F	2	VOUT linear	v	R/W word	8.500V
TON_DELAY	0x60	2	Time linear	msec	R/W word	0ms
TON_RISE	0x61	2	Time linear	msec	R/W word	14ms (w/o -P option); 150ms (w/ -P option)
STATUS_WORD	0x79	2	Bit field	N/A	Read word	N/A
STATUS_VOUT	0x7A	1	Bit field	N/A	Read byte	N/A
STATUS_IOUT	0x7B	1	Bit field	N/A	Read byte	N/A
STATUS_INPUT	0x7C	1	Bit field	N/A	Read byte	N/A
STATUS_TEMPERATURE	0x7D	1	Bit field	N/A	Read byte	N/A
STATUS_CML	0x7E	1	Bit field	N/A	Read byte	N/A
READ_VIN	0x88	2	VIN linear	v	Read word	N/A
READ_VOUT	0x8B	2	VOUT linear	v	Read word	N/A
READ_IOUT	0x8C	2	IOUT linear	Amps	Read word	N/A
READ_TEMP1	0x8D	2	TEMP linear	Deg. C	Read word	N/A
PMBUS_REVISION	0x98	1	Bit Field	n/a	Read byte	1.2
MFR_DEVICE_TYPE	0xD0	2	Custom	N/A	R/part W word	0x00A2
MFR_VOUT_READ_CAL_GAIN	0xD1	2	16 bit unsigned	N/A	Read word	MS
MFR_VOUT_READ_CAL_OFF	0xD2	2	VOUT linear	N/A	Read word	MS
MFR_VIN_READ_CAL_GAIN	0xD3	2	16 bit unsigned	N/A	Read word	MS
MFR_VIN_READ_CAL_OFF	0xD4	2	VIN linear	N/A	Read word	MS
MFR_IOUT_CAL_GAIN	0xD6	2	16 bit unsigned	N/A	Read word	MS
MFR_IOUT_CAL_OFFSET	0xD7	2	IOUT linear	N/A	Read word	MS
MFR_FW_REV	0xDB	2	16 bit unsigned	N/A	Read byte	0x1193
MFR_C1_C2_ARA_CONFIG	0xE0	1	Bit field	N/A	R/part W byte	0x00
MFR_C2_LOGIC	0xE1	1	Bit field	N/A	R/part W byte	0x00
MFR_PGOOD_POLARITY	0xE2	1	Bit field	N/A	R/part W byte	0x01
MFR_SPECIFIC_KP	0xE3	2	16 bit signed	N/A	R/W word	2300
MFR_SPECIFIC_KI	0xE4	2	16 bit signed	N/A	R/W word	45
MFR_SPECIFIC_KD	0xE5	2	16 bit signed	N/A	R/W word	-1200
MFR_SPECIFIC_ALPHA	0xE6	2	16 bit signed	N/A	R/W word	200
MFR_MOD_DATE_LOC_SN	0xF0	12	8 bit char	N/A	R block	YYLLWW123456
MFR_UPLOAD_BLACK_BOX (future)	0xF1	≤32	8 bit char	N/A	R block	future

1- Following final test and ready to ship to customer

Technical Specifications (continued)

QSDW050A0B Mechanical Outline

Dimensions are in millimeters and [inches].



Tolerances: x.x mm ±0.5 mm [x.xx in. ±0.02 in.] (Unless otherwise indicated)

x.xx mm ± 0.25 mm [x.xxx in ± 0.010 in.]

*Side label includes product designation, and data code.


** Standard pin tail length. Optional pin tail lengths shown in Table 2, Device Options.

***Bottom label includes OmniOn name, product designation, and data code



BOTTOM VIEW***

Pin #	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOU(-)
5	SENSE(-)
6	TRIM/C1
7	SENSE(+)
8	VOU(+)
9	C2
10	SIG_GND
11	DATA
12	SMBALERT
13	CLK
14	ADDR1
15	ADDR0



Technical Specifications (continued)

QSDW050A0B Recommended Pad Layouts


Dimensions are in millimeters and [inches].

Tolerances: x.x mm ±0.5 mm [x.xx in. ±0.02 in.] (unless otherwise indicated)

x.xx mm ±0.25 mm [x.xxx in. ± 0.010 in.] (unless otherwise indicated)

For hand, selective or reflow soldering

Pin Number	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOUT(-)
5	SENSE(-)
6	TRIM/C1
7	SENSE(+)
8	VOUT(+)
9	C2
10	SIG_GND
11	DATA
12	SMBALERT
13	CLK
14	ADDR1
15	ADDR0




Hole and Pad diameter recommendation:

Pin Number	Hole Dia mm [in]	Pad Dia mm [in]
1, 2, 3, 5, 6, 7	1.6 [.063]	2.1 [.083]
9, 10, 11, 12, 13, 14, 15	1.0 [.039]	1.5 [.059]
4, 8	2.0 [.078]	3.2 [.126]

For wave soldering

Pin Number	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOUT(-)
5	SENSE(-)
6	TRIM/C1
7	SENSE(+)
8	VOUT(+)
9	C2
10	SIG_GND
11	DATA
12	SMBALERT
13	CLK
14	ADDR1
15	ADDR0



Hole and Pad diameter recommendation:

Pin Number	Hole Dia mm [in]	Pad Dia mm [in]
1, 2, 3, 5, 6, 7	1.6 [.063]	2.1 [.083]
9, 10, 11, 12, 13, 14, 15	1.0 [.039]	1.5 [.059]
4, 8	Oval land having 45 degrees rotation with plated slots 2.3 mm x 3.05 mm (with top and bottom pad of 2.92 x 3.66 mm)	

Technical Specifications (continued)

QSVW050A0B Mechanical Outline

Dimensions are in millimeters and [inches].

Tolerances: x.x mm ±0.5 mm [x.xx in. ±0.02 in.] (Unless otherwise indicated)


x.xx mm ± 0.25 mm [x.xxx in. ± 0.010 in.]

*Side label includes product designation, and data code.

** Standard pin tail length. Optional pin tail lengths shown in Table 2, Device Options.


***Bottom label includes OmniOn name, product designation, and data code

TOP VIEW



SIDE VIEW*


Note: All pins shall have Copper cores.



BOTTOM VIEW***

Pin Number	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOU(-)
5*	SENSE(-)
6*	TRIM/C1
7*	SENSE(+)
8	VOU(+)

*Absent except for "9" option (see ord. information)



Technical Specifications (continued)

QSVW050A0B Recommended Pad Layout


Dimensions are in millimeters and [inches].

Tolerances: x.x mm ± 0.5 mm [x.xx in. ± 0.02 in.] (unless otherwise indicated)

x.xx mm ± 0.25 mm [x.xxx in. ± 0.010 in.]

Pin Number	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOUT(-)
5†	SENSE(-)
6†	TRIM/CI
7†	SENSE(+)
8	VOUT(+)

†Absent except for "9" option (see Ordering Information)



Hole and Pad diameter recommendation:

Pin Number	Hole Dia mm [in]	Pad Dia mm [in]
1, 2, 3, 5, 6, 7	1.6 [.063]	2.1 [.083]
4, 8	2.0 [.078]	3.2 [.126]

Technical Specifications (continued)

Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Product codes	Input Voltage	Output Voltage	Output Current	Peak Efficiency	Connector Type	MSL Rating	Ordering codes
QSDW050A0B41-HZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150037986
QSDW050A0B41-PHZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150044446
QSDW050A0B641-PHZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150048506
QSVW050A0B41-HZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150037988
QSVW050A0B41-PHZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150044443
QSVW050A0B641-HZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	150052496
QSVW050A0B941-PHZ	48V (36-75V _{dc})	12V	50A	96%	Through hole	2a	1600372132A

Table 1. Device Codes

Characteristic		Character and Position										Definition		
Ratings	Form Factor	Q											Q = Quarter Brick	
	Family Designator		SD	SV									SD= BARRACUDA Series with PMBus Interface SV= BARRACUDA Series without PMBus Interface	
	Input Voltage			W									W = Wide Range, 48/52/54V (36V-75V)	
	Output Power				050A0								050A0 = 050.0 Amps Maximum Output Current	
	Output Voltage					B							B= 12.0V nominal	
Options	Trim and Remote Sense Pins (QSVW only)					9							Omit = Exclude Trim & Sense Pins (QSVW versions only) 9=Include Trim & Sense Pins (QSVW versions only)	
	Pin Length						8						Omit = Default Pin Length shown in Mechanical Outline Figures 8 = Pin Length: 2.79 mm ± 0.25mm , (0.110 in. ± 0.010 in.) 6 = Pin Length: 3.68 mm ± 0.25mm , (0.145 in. ± 0.010 in.)	
	Action following Protective Shutdown							4					Omit = Latching Mode 4 = Auto-restart following shutdown (Overcurrent/Overvoltage)	
	On/Off Logic								1				Omit = Positive Logic 1 = Negative Logic	
	Customer Specific Load Share Features										XY	P	H	XY= Customer Specific Modified Code, Omit for Standard Code P= Forced droop Output for use in parallel applications H= Heat plate , for use with heat sinks or cold walls (must be ordered)
	RoHS													Z Z = RoHS Compliant

Table 2. Device Options

Contact Us

For more information, call us at
+1-877-546-3243 (US)
+1-972-244-9288 (Int'l)

Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
3.6	02/08/2022	Updated as per template and corrected typographical mistake
3.7	05/09/2022	Updated ROHS, PID value on Page 23
3.8	12/01/2023	Updated as per OmniOn template

OmniOn Power Inc.

601 Shiloh Rd.
Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.