

6A Analog Pico SlimLynx[™] : Non-Isolated DC-DC Power Modules

 $3V_{dc} - 14.4V_{dc}$ input; $0.6V_{dc}$ to $5.5V_{dc}$ output; 6A Output Current




Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment

Description

The 6A Analog Pico SlimLynx[™] Open Frame power modules are non-isolated dc-dc converters that can deliver up to 6A of output current. These modules operate over a wide range of input voltage (V_{IN} = 3V_{dc}-14.4V_{dc}) and provide a precisely regulated output voltage from $0.6V_{dc}$ to $5.5V_{dc}$. programmable via an external resistor. Features include a remote On/Off. adjustable output voltage, over current and over temperature protection. The module also includes the Tunable Loop[™] feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.





Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Ultra low height design for very dense power applications.
- Small size: 12.2 mm x 12.2 mm x 2.8 mm (Max) (0.48 in x 0.48 in x 0.110 in)
- Output voltage programmable from 0.6V_{dc} to 5.5V_{dc} via external resistor.
- Wide Input voltage range (3V_{dc}-14.4V_{dc})
- Wide operating temperature range [-40°C to 85° C]. See derating curves
- DOSA approved footprint
- Tunable Loop™ to optimize dynamic output voltage response

- Flexible output voltage sequencing EZ-SEQUENCE
- Power Good signal
- Remote On/Off
- Fixed switching frequency with capability of external synchronization
- Output overcurrent protection (non-latching)
- Overtemperature protection
- Ability to sink and source current
- Compatible in a Pb-free or SnPb reflow environment
- ANSI/UL* 62368-1 and CAN/CSA⁺C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368- 1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

FOOTNOTES

- * UL is a registered trademark of Underwriters Laboratories, Inc.
- $^{\rm +}$ CSA is a registered trademark of Canadian Standards Association.
- [‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- ** ISO is a registered trademark of the International Organization of Standards



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage Continuous	All	V _{IN}	-0.3	15	V
SEQ, SYNC, VS+	All			7	V
Operating Ambient Temperature (see Thermal Considerations section)	All	T _A	-40	85	°C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V _{IN}	3	_	14.4	V _{dc}
Maximum Input Current	All	I _{IN,max}			6	A _{dc}
(V _{IN} =3V to 14.4V, I _O =I _{O, max}) Input No Load Current	V _{O.set} = 0.6 V _{dc}	1		25		mA
		I _{IN,No load}				
$(V_{IN} = 12V_{dc}, I_0 = 0, module enabled)$	$V_{O,set}$ = 5.5 V_{dc}	I _{IN,No} load		130		mA
Input Stand-by Current (V _{IN} = 12V _{dc} , module disabled)	All	I _{IN,stand-by}		9		mA
Inrush Transient	All	l²t			1	A ² s
Input Reflected Ripple Current, peak-to-peak						
(5Hz to 20MHz, 1µH source impedance; V _{IN} =0 to 14V, Io=I _{0, max} ; See Test Configurations)	All			50		mA _{p-p}
Input Ripple Rejection (120Hz)	All			-55		dB
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	V _{O, set}	-1.0		+1.0	% V _{O, set}
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	V _{O, set}	-3.0		+3.0	% V _{O, set}
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	Vo	0.6		5.5	V _{dc}
Remote Sense Range	All				0.5	V _{dc}
Output Regulation (for V _o ≥ 2.5V _{dc}) Line (V _{IN} =V _{IN, min} to V _{IN, max}) Load (I _o =I _{o, min} to I _{o, max})	All All				+0.4 10	% V _{o, set} mV
Output Regulation (for V _O < 2.5V _{dc}) Line (V _{IN} =V _{IN, min} to V _{IN, max}) Load (I _O =I _{O, min} to I _{O, max}) Temperature (T _{ref} =T _{A, min} to T _{A, max})	All All All				5 10 0.4	mV mV % V _{o, set}
Input Noise on nominal input at 25°C (V _{IN} =V _{IN, nom} and I _O =I _O , _{min} to I _O , _{max} C _{in} = 1x47nF (0402) or equivalent, 2x22uF(1210) ceramic capacitors or equivalent and Peak-to-Peak (Full Bandwidth) for all V _o	All		_	360		mV _{pk-pk}



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Ripple and Noise on nominal output at 25°C						
(V _{IN} =V _{IN} , nom and $I_0=I_{0, min}$ to $I_{0, max}$ C _o = 2x47nF						
(0402) or equivalent,2x47uF (1210) or equivalent						
ceramic capacitors on output and 1x47nF(0402) or						
equivalent, 2x22uF(1210) ceramic capacitors or equivalent and 470uF,16V electrolytic) on input						
Peak-to-Peak (Full bandwidth) V₀≤1.2V₀				30		mV_{pk-pk}
Peak-to-Peak (Full bandwidth) $V_0>1.2V_0$	All			3%V₀		mV _{pk-pk}
RMS (Full bandwidth) for all V_{\circ}	All			20		mV _{rms}
External Capacitance ¹						
Without the Tunable Loop™						
ESR≥1mΩ	All	C _{O, max}	1x47		2x47	μF
With the Tunable Loop™		-				_
$ESR \ge 0.15 \text{ m}\Omega$	All	C _{O, max}	2x47		1000	μF
ESR \geq 10 m Ω	All	C _{O, max}	0		5000	μF
Output Current (in either sink or source mode)	All	lo	0		6	A _{dc}
Output Current Limit Inception (Hiccup Mode)	All	I _{O, lim}		130		% I _{o,max}
(current limit does not operate in sink mode)		,				-,
Output Short-Circuit Current	All	lo, s/c		1.3		Arms
(V₀≤250mV) (Hiccup Mode)						
Efficiency	$V_{O,set} = 0.6 V_{dc}$	η		70.9		%
V _{IN} = 12V _{dc} , TA=25°C	$V_{O,set} = 1.2V_{dc}$	η		81.8		%
$I_0 = I_{0, \text{max}}$, $V_0 = V_{0, \text{set}}$	V _{O,set} = 1.8V _{dc}	η		85.6		%
	$V_{O,set} = 2.5 V_{dc}$	η		88.2		%
	$V_{O,set} = 3.3 V_{dc}$	η		89.7		%
	$V_{O,set} = 5.0 V_{dc}$	η		91.8		%
Switching Frequency	All	f _{sw}		800	—	kHz
Frequency Synchronization	All					
Synchronization Frequency Range	All		760	800	840	kHz
High-Level Input Voltage	All	VIH	2			V
Low-Level Input Voltage	All	VIL			0.4	V
Input Current, SYNC	All	I _{SYNC}			100	nA
Minimum Pulse Width, SYNC	All	t _{sync}	100			ns
Maximum SYNC rise time	All	t _{sync_sh}	100			ns

¹External capacitors may require using the new Tunable Loop™ feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop™ section for details.





General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =0.8I _{0, max,} T _A =40°C) Telecordia Issue 3 Method 1 Case 3	All		72,960,488		Hours
Weight		_	0.8 (0.028)	_	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

On/Off Signal Interface (V,R=Vki,min to Vki,max) open collector or equivalent, Signal referenced to GND) Device Code with no suffix – Negative Logic (See Ordering Information) (On/OFF pin is open collector/drain logic input with external pull-up resistor, signal referenced to GND) Logic High (Module OFF) Input High Votrage Logic Low (Module ON) All Iµ – – 1 mA Input High Votrage Logic Low (Module ON) All Iµ – – 0.6 V/k. Logic Low (Module ON) All Vµ -0.2 – 0.6 V/k. Input High Votrage Input Low Votage Case 1: On/Off input is enabled and then input power is applied (delay from instant at which V _N = All Vµ - 0.9 – msec Vis. VisTol, Canaxy, Vot ow thin 1:1% of steady state) Case 1: Not Off input is enabled and then input power is applied (delay from instant at which V _N = All Toelay – 0.8 – msec Vis. VisTol, VisState Information 1: NoState Info	Parameter	Device	Symbol	Min	Тур	Max	Unit
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	On/Off Signal Interface						
equivalent, Signal referenced to CND) Image: Construction of the subscript of t	-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
external pull-up resistor; signal referenced to GND) Logic Low (Module OFF) Input High Voltage Logic Low (Module ON) Input High Voltage All V _H 2 1 V _{N,Imax} V _{dc} Logic Low (Module ON) Input Low Current Input Low Voltage All V _L - 0.2 - 0.6 V _{dc} Turn-On Delay and Rise Times (V _M <v<sub>M,Komm, V₀⁻¹0, max, V₀ to within ±1% of steady state) Case 1: On/Off input is enabled and then input power is applied (delay from instant at which V_N = All T_{deliny} - 0.9 - msec Second and then the On/Off input is enabled (delay from instant at which V_N = 0.8 - msec Second and then the On/Off input is enabled until V₀ = 10% of V_{0, set}) Output voltage evershot (T_A = 25°C V_N= V_{N,min} to V_{N,max} to 10, ms) With or without maximum external capacitance Over Temperature Protection Second Conservations section) Tracking Accuracy (Power-Up: 2V/ms) VIN, min to VIN, max; IO, min to IO, max VSEQ < VO) Input Undervoltage threshold for PGOOD ON All V_{SEQ} - V₀ Norm Threshold Turn-on Threshold Turn-on Threshold Turn-on Threshold All Signal Interface Open Drain, V_{supply} £ SVDC Overvoltage threshold for PGOOD ON Signal Interface Open Drain, V_{supply} £ SVDC Overvoltage threshold for PGOOD OFF All 100 Signal Interface Open Drain, V_{supply} £ SVDC Overvoltage threshold for PGOOD OFF All 100 Signal Interface OPEN OFF All 100 Signal Interface</v<sub>	Ordering Information)						
$ Logic High (Module OFF) \\ Input High Current \\ Input High Voltage \\ Logic Low (Module ON) \\ Input High Voltage \\ Lagic Low (Module ON) \\ Input Low Current \\ Input Low Current \\ Input Low Current \\ Input Low Voltage \\ Zagic Low (Module ON) \\ Input Low Current \\ Input Low Current \\ Input Low Current \\ Input Low Current \\ Input Low Voltage \\ Zagic Low (Module ON) \\ Turn-On Delay and Rise Times \\ Viscond Rise Times \\ Case 1: On/Off input is enabled and then input \\ power is applied (delay from instant at which Vis = \\ Viscond Rise Time Simplified for at least one \\ second and then the On/Off input is enabled until Vis = \\ 10% of Viscond \\ Output voltage Rise time (time for Vo to rise from low rest to 90% of Viscond) \\ Output voltage Rise time (time for Vo to rise from low rest to 90% of Viscond) \\ Output voltage overshoot \\ Viscond Rise time V viscond) \\ All \\ Tref V Viscond Rise time V viscond) \\ Rec \\ Over Temperature Protection \\ See Thermal Considerations section) \\ Kill \\ Turm-on Threshold \\ Turm-off Threshold \\ All \\ Viscond Viscond Rise Viscond Rise$	(On/OFF pin is open collector/drain logic input with						
$ \begin{array}{ c c c c c } \mbox{Input High Current} & All & I_{Hi} & - & - & 1 & MA \\ \mbox{Input High Voltage} & All & V_{H} & 2 & - & V_{H, max} & V_{dc} \\ \mbox{Cogic Low (Module ON)} & I_{High Current} & All & I_{L} & - & - & 50 & MA \\ \mbox{Input Low Voltage} & All & V_{L} & -0.2 & - & 0.6 & V_{dc} \\ \hline \mbox{Turn-On Delay and Rise Times} & & & & & & & & & & & & & & & & & & &$	external pull-up resistor; signal referenced to GND)						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Logic High (Module OFF)						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Input High Current	All	Гін	—	—	1	mA
	Input High Voltage	All	VIH	2	—	$V_{\text{IN,}\text{max}}$	V _{dc}
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Logic Low (Module ON)						
Turn-On Delay and Rise TimesImage: Constraint of the start of the star	Input low Current	All			—	50	mA
$ \begin{array}{ c c c c c c c c c c c c c $	Input Low Voltage	All	VIL	-0.2	—	0.6	V _{dc}
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which V _{IN} = V _{INIMI} until V ₀ =10% of V _{0, set}) All T _{delay} - 0.9 - msec Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until V ₀ = All T _{delay} - 0.8 - msec 10% of V ₀ , set) Output voltage Rise time (time for Vo to rise from 10% of V ₀ , set) All T _{rise} - 2 - msec 004 by V ₀ , set, to 90% of V ₀ , set) Output voltage overshoot (T _A = 25°C V _{IN} = V _{IN, min} to V _{IN, max}) = 1 _{O, min} to I _{O, max}) All T _{rise} - 2 - msec Over Temperature Protection Over Temperature Protection (See Thermal Considerations section) All T _{ref} 130 °C Trun-on Threshold Turn-on Threshold All V _{SEQ} -V ₀ 100 mV Input Undervoltage Lockout Turn-off Threshold for PGODD ON All 2.75 V _{dc} PGOOD (Power Good) Signal Interface Open Drain, V _{supply} £ 5VDC Overvoltage threshold for PGODD ON All 108 %V _{O, set} Overvoltage threshold for PGODD ON All 90 %V _{O, set} 90 %V _{O, set}	Turn-On Delay and Rise Times						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(V _{IN} =V _{IN, nom} , I _O =I _{O, max} , V _O to within ±1% of steady state)						
Mix, min until Vo = 10% of Vo, set) Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo = All T_delay - 0.8 - msec 10% of Vo, set) Output voltage Rise time (time for Vo to rise from 10% of Vo, set) All T_rise - 2 - msec 00% of Vo, set) Output voltage overshoot All Trise - 2 - msec 00wer remperature Protection Second and the rot voltage avershoot 3 % Vo, set % Vo, set Over Temperature Protection All Tref 130 °C C See Thermal Considerations section) All VsEq_Vo 100 mV (VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)	Case 1: On/Off input is enabled and then input						
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo =AllTdelay0.8msec0.0% of Vo, set)0.00 (Vo, set)0.00 (power is applied (delay from instant at which V_{IN} =	All	T _{delay}	—	0.9		msec
second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo =AllT_delay0.8msec10% of Vo, set)Output voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2msecOutput voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2msecOutput voltage overshoot (TA = 25°C VINE VIN, min to VIN, max, Io = Io, min to Io, max) With or without maximum external capacitanceAllTref130°COver Temperature Protection (See Thermal Considerations section)AllVsEq -Vo VSEq -Vo100mVTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVsEq -Vo VSEq -Vo100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)	$V_{IN, min}$ until V_o =10% of $V_{o, set}$)		-				
from instant at which Von/Off is enabled until Vo =AllI delay-0.8-Missec10% of Vo, set)Output voltage Rise time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise-2-msec0utput voltage overshoot (Ta = 25°C VIN= VIN, min to VIN, max, Io = Io, min to Io, max)AllTrise-2-msecOver Temperature Protection (See Thermal Considerations section)AllTref130°C°CTracking Accuracy (Power-Down: 2V/ms) (Power-Down: 2V/ms)AllVsEQ -Vo All100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)	Case 2: Input power is applied for at least one						
InformationInformationInformationInformation10% of Vo, set)Output voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise-2-msecOutput voltage overshoot (Ta = 25°C Viii = Viii, into Viii, maxilo = Io, min to Io, max) With or without maximum external capacitanceImage: All ITrise-2-msecOver Temperature Protection (See Thermal Considerations section)All ITref130°CTracking Accuracy (Power-Up: ZV/ms) (Power-Down: 2V/ms)All Vseq -Vo All Vseq -Vo100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)		A 11	-		0.0		msoc
Output voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise-2-msecOutput voltage overshoot (Ta = 25°C VIN VIN, min to VIN, max/0 = Io, min to Io, max) With or without maximum external capacitanceAllTrise-2-msecOver Temperature Protection (See Thermal Considerations section)AllTref130°CTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVSEQ -Vo NII100mVMuth or VIN, max; IO, min to IO, max VSEQ < Vo)	from instant at which Von/Off is enabled until V $_\circ$ =	All	l delay		0.0		msec
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
IO% of Vo, set to 90% of Vo, set)Image: Construct of 90% of Vo, set)Image: Construct of 90% of Vo, set)Output voltage overshoot(Ta = 25°C V _{IN} = V _{IN, min} to V _{IN, max} , lo = lo, min to lo, max)3% Vo, set)With or without maximum external capacitanceImage: Construct of 90% of Vo, set)3% Vo, set)Over Temperature ProtectionAllTref130°CSee Thermal Considerations section)AllV _{SEQ} -Vo100mVTracking Accuracy(Power-Up: 2V/ms)AllV _{SEQ} -Vo100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < VO)	Output voltage Rise time (time for Vo to rise from	A11	т		2		msoc
(T_A = 25°C V _{IN} = V _{IN} , min to V _{IN} , max, Io = Io, min to Io, max) With or without maximum external capacitanceAllTref3% Vo, setOver Temperature Protection (See Thermal Considerations section)AllTref130°CTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVsEQ -Vo (Power-Down: 2V/ms)100mVVIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)		All	I rise		Ζ		IIISEC
With or without maximum external capacitanceAllTref130°COver Temperature Protection (See Thermal Considerations section)AllTref130°CTracking Accuracy (Power-Down: 2V/ms) (Power-Down: 2V/ms)AllV_{SEQ} -V_o100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)							
Over Temperature Protection (See Thermal Considerations section)AllTref130°CTracking Accuracy (Power-Down: 2V/ms) (Power-Down: 2V/ms)AllV_{5EQ} -V_o100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)						3	% V _{O, set}
(See Thermal Considerations section)AllTref130°CTracking Accuracy(Power-Up: 2V/ms) (Power-Down: 2V/ms)AllV _{SEQ} -V _o 100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)							
Item and considerations section)ItemItemItemItemItemItemItemTracking Accuracy (Power-Down: 2V/ms)AllVseq -Vo (Power-Down: 2V/ms)AllVseq -Vo (Power-Vo100mV(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)		A 11	т		170		°C
(Power-Down: 2V/ms) (VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)AllV_{SEQ} -V_o100mVInput Undervoltage Lockout Turn-on Threshold Turn-off Threshold2.75VdcAll2.55VdcPGOOD (Power Good) Signal Interface Open Drain, Vsupply £ 5VDC Overvoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll108%Vo, setOvervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll108%Vo, setUndervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFFAll90%Vo, set	(See Thermal Considerations section)	All	l ref		130		C
(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)Image: Constraint of Constraints	Tracking Accuracy (Power-Up: 2V/ms)	All	V _{SEQ} –V _o		100		mV
(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)Image: Constraint of Constraints	(Power-Down: 2V/ms)	All	V _{SEO} –V _o		100		mV
Input Undervoltage Lockout Turn-on Threshold Turn-off Threshold Hysteresis2.75VdcVysteresisAll2.5VdcPGOOD (Power Good) Signal Interface Open Drain, Vsupply £ 5VDC Overvoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll108%Vo, setUndervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll108%Vo, setUndervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll92%Vo, setUndervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFF OOD OFFAll90%Vo, set0%Vo, set90%Vo, set90%Vo, set							
Turn-on Threshold2.75VdcTurn-off ThresholdAll2.5VdcHysteresisAll0.25VdcPGOOD (Power Good)All0.25VdcSignal Interface Open Drain, Vsupply £ 5VDCOvervoltage threshold for PGOOD ONAll108%Vo, setOvervoltage threshold for PGOOD OFFAll110%Vo, setUndervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll50Ω							
Turn-off Threshold HysteresisAll2.5Vac VdcPGOOD (Power Good) Signal Interface Open Drain, Vsupply £ 5VDC Overvoltage threshold for PGOOD ON Overvoltage threshold for PGOOD OFFAll108%Vo, setOvervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFFAll108%Vo, setUndervoltage threshold for PGOOD ON Undervoltage threshold for PGOOD OFFAll92%Vo, setUndervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFF Undervoltage threshold for PGOOD OFFAll50Ω					2.75		Vdc
HysteresisAll0.25VdcPGOOD (Power Good) Signal Interface Open Drain, Vsupply £ 5VDC Overvoltage threshold for PGOOD ONAll108%Vo, setOvervoltage threshold for PGOOD OFFAll108%Vo, setUndervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFFAll50Ω		All					
PGOOD (Power Good) Signal Interface Open Drain, Vsupply £ 5VDC Overvoltage threshold for PGOOD ONAll108%Vo, setOvervoltage threshold for PGOOD OFFAll110%Vo, setUndervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFFAll50Ω							
Signal Interface Open Drain, Vsupply £ 5VDCAll108%Vo, setOvervoltage threshold for PGOOD ONAll110%Vo, setOvervoltage threshold for PGOOD OFFAll110%Vo, setUndervoltage threshold for PGOOD OFFAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFFAll50Ω							40
Overvoltage threshold for PGOOD ONAll108%Vo, setOvervoltage threshold for PGOOD OFFAll110%Vo, setUndervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setUndervoltage threshold for PGOOD OFFAll50Ω							
Overvoltage threshold for PGOOD OFFAll110%Vo, setUndervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setPulldown resistance of PGOOD pinAll50Ω		All			108		%Vo set
Undervoltage threshold for PGOOD ONAll92%Vo, setUndervoltage threshold for PGOOD OFFAll90%Vo, setPulldown resistance of PGOOD pinAll50Ω							
Undervoltage threshold for PGOOD OFFAll90%Vo, setPulldown resistance of PGOOD pinAll50Ω							
Pulldown resistance of PGOOD pin All 50 Ω							
						50	
	Sink current capability into PGOOD pin	All				5	mA



Characteristic Curves

The following figures provide typical characteristics for the 6A Analog PicoSlimLynx[™] at 0.6V₀ and 25°C




Figure 1. Converter Efficiency verses output current






Figure 3. Typical output ripple and noise $(C_0=2x47\mu F \text{ ceramic, } V_{IN}=12V, I_0=I_{0,max,}).$









TIME, t (20µs/div)

Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, C_{out}= 3x47uF + 3x330uF, C_{Tune}=10nF, R_{Tune}=300Ω








Characteristic Curves (continued)


The following figures provide typical characteristics for the 6A Analog PicoSlimLynx™ at 1.2V₀ and 25°C





Characteristic Curves (continued)


The following figures provide typical characteristics for the 6A Analog Pico SlimLynxTM at 1.8V_o and 25°C.





Characteristic Curves (continued)


The following figures provide typical characteristics for the 6A Analog Pico SlimLynx[™] at 2.5V_o and 25°C





Characteristic Curves (continued)

The following figures provide typical characteristics for the 6A Analog Pico SlimLynx[™] at 3.3V₀ and 25°C





85


TELEDYNE U

LeCroy

Technical Specifications (continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the 6A Analog Pico SlimLynx™ at 5V₀ and 25°C





Design Considerations

Input Filtering

The 6A Analog Pico SlimLynx[™] open frame module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at 6A of load current with 1x22 μ F or 2x22 μ F ceramic capacitors and an input of 12V




Figure 37. Input ripple voltage for various output voltages with 1x22 μF or 2x22 μF ceramic capacitors at the input (6A load). Input voltage is 12V. Scope BW Limited to 20MHz

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with $3x0.047 \,\mu\text{F}$ ceramic and $2x47 \,\mu\text{F}$ ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information, measured with a scope with its Bandwidth limited to 20MHz for Page 12 different external capacitance values at various V_{\circ} and a full load current of 6A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.

Optimal performance of the module can be achieved by using the Tunable Loop[™] feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with external 1x47uF, 2x47 μF, 3x47 μF, or 4x47 μF ceramic capacitors at the output (6A load). Input voltage is 12V. Scope BW Limited to 20MHz

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL 62368-1 and CAN/CSA C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368- 1:2014/A11:2017)

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV) or ESI, the input must meet SELV/ESI requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast acting fuse (e.g. ABC Bussmann, 250V) with a maximum rating of 20A in the positive input lead.



Analog Feature Descriptions

Remote On/Off

The 6A Analog PicoSlimLynxII[™] open frame power modules feature an On/Off pin for remote On/Off operation. With the Negative Logic On/Off logic capability (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 39. The On/Off pin should be pulled high with an external pull-up resistor. When transistor Q2 is in the OFF state, the On/Off pin is pulled high, transistor Q32 is turned ON. This pulls the internal ENABLE low and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/ Off pin low, turning transistor Q32 OFF, which results in the PWM Enable pin going high.




Figure 39. Circuit configuration for using positive On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6_{dc} to $5.5V_{dc}$ by connecting a resistor between resistor between the Trim and

SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 40. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be higher than the minimum of 3V.




Figure 40. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.





Figure 41. Circuit configuration for programming output voltage using an external resistor.

Caution – Do not connect SIG_GND to GND elsewhere in the layout



Analog Output Voltage Programming (continued)

Without an external resistor between Trim and SIG_GND pins, the output of the module will be $0.6V_{dc}$. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:



 R_{trim} is the external resistor in $k\Omega$

 V_{\circ} is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

V ₀ , set (V)	R _{trim} (ΚΩ)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727



Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 37 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at <u>omnionpower.com</u>. under the Downloads section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.




Figure 42. Circuit Configuration for margining Output voltage.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

The voltage applied to the SEQ pin should be scaled down by the same ratio as used to scale the output voltage down to the reference voltage of the module. This is accomplished by an external resistive divider connected across the sequencing voltage before it is fed to the SEQ pin as shown in Fig. 43. In addition, a small capacitor (suggested value 100pF) should be connected across the lower resistor R1.

For all SlimLynx modules, the minimum recommended delay between the ON/OFF signal and the sequencing signal is 10ms to ensure that the module output is ramped up according to the sequencing signal. This ensures that the module softstart routine is completed before the sequencing signal is allowed to ramp up.




Figure 43. Circuit showing connection of the sequencing signal to the SEQ pin.



Output Voltage Sequencing (continued)

When the scaled down sequencing voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the sequencing voltage must be set higher than the set-point voltage of the module. The output voltage follows the sequencing voltage on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

The module's output can track the SEQ pin signal with slopes of up to 0.5V/msec during power-up or power-down.

To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 150°C (typ) is exceeded at the thermal reference point Tref .Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 44, with the converter being synchronized by the rising edge of the external signal. Page 15 The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to GND.




Figure 44. External source connections to synchronize switching frequency of the module.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop[™] allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop[™] is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 45. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 45. Circuit diagram showing connection of R_{TUME} and C_{TUNE} to tune the control loop of the module.





Tunable Loop™ (continued)

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C。	3x47µF	4x47µF	6x47µF	10x47µF	20x47µF
R _{TUNE}	300	300	300	300	300
CTUNE	560pF	820pF	1200pF	2700pF	5600pF

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

V.	5V	3.3V	2.5V	1.8V	1.2V	0.6V
					3x47µF	
Co	5x47µf	5x47µF	5x47µF	+	+	+
Co	Ceramic	Ceramic	Ceramic	1x330µF	2x330µF	+ 3x330µF
				Polymer	Polymer	Polymer
R _{tune}	300	300	300	300	300	200
C _{TUNE}	1800pF	1800pF	2200pF	3900pF	5600pF	10nF
ΔV	47mV	45mV	32mV	24mV	22mV	12mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 3A step load with Vin=12V.

Note: The capacitors used in the Tunable Loop tables are 47 $\mu\text{F}/2$ m Ω ESR ceramic and 330 $\mu\text{F}/9$ m Ω ESR polymer capacitors.

Power Good

The module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5V_{DC} or lower.



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 46. The preferred airflow direction for the module is in Figure 47.




Figure 46. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 47. For reliable operation the temperatures at the Q1 and L1 should not exceed 130°C. The output power of the module should not exceed the rated power of the module (V_{o,set} x I_{o,max}).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.





Figure 47. Preferred airflow direction and location of hot- spot of the module (T_{ref}).



Example Application Circuit

Requirements:

V _{in} :	12V
V _{out} :	1.8V
l _{out} :	4.5A max., worst case load transient is from 3A to 4.5A
ΔV_{out} :	1.5% of V_{out} (27mV) for worst case load transient
Vin, ripple	1.5% of V _{in} (180mV, p-p)



- Cl1 Decoupling cap 1x0.047µF/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01)
- Cl2 2x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- CI3 470µF/16V bulk electrolytic
- CO1 Decoupling cap 2x0.047µF/16V ceramic (e.g. Murata LLL185R71C473MA01)
- CO2 3 x 47µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- CO3 1 X330µF/6V POSCAP
- C_{Tune} 3900 pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- R_{Tune} 300 SMT resistor (can be 1206, 0805 or 0603 size)
- R_{Trim} 10kΩ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controllerwill have the pull-up resistors as well as provide the driving source for these signals.






Mechanical Outline

Dimensions are in millimeters and (inches).


Tolerances: x.x mm ±0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)




TOP VIEW









BOTTOM VIEW

PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	VIN	11	SYNC ¹
3	GND	12	VS-
4	VOUT	13	SIG_GND
5	VS+ (SENSE)	14	NC
6	TRIM	15	NC
7	GND	16	NC
8	NC	17	NC
9	SEQ		

¹ If unused, connect to Ground






Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ±0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	V _{IN}	11	SYNC ²
3	GND	12	VS-
4	Vout	13	SIG_GND
5	VS+ (SENSE)	14	NC
6	TRIM	15	NC
7	GND	16	NC
8	NC	17	NC
9	SEQ		


²If unused, connect to Ground



Packaging Details

The 12V Analog Pico SlimLynxTM 6A Open Frame modules are supplied in tape & reel as standard. Modules are shipped in quantities of 500 modules per reel.

All Dimensions are in millimeters and (in inches).



Reel Dimensions:

Outside Dimensions:	254 mm (10.00)
Inside Dimensions:	177.8 mm (7.00")
Tape Width:	24.00 mm (0.945")



Surface Mount Information

Pick and Place

The 6A Analog PicoSlimLnxII[™] open frame modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu (SAC) solder is shown in Fig. 48. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 6A Analog PicoSlimLynxII[™] open frame modules have a MSL rating of 2a.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/ Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \pm 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 48. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Sequencing	Ordering Code
PNVT006A0X3-SRZ	3–14.4V _{dc}	$0.6-5.5V_{dc}$	6A	Negative	Yes	150039832

-Z refers to RoHS compliant parts

Table 4. Device Codes

Package Identifier P	Family NV	Sequencing Option T	Output current 006A0	Output voltage X	On/Off logic	Remote Sense 3	Options -SR	ROHS Compliance Z
U=Pico	NV=SlimLynx Analog Open Frame	Sequence	6A	X = programmable output	No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	Z = ROHS6

Table 5. Coding Scheme

Contact Us

For more information, call us at

+1-877-546-3243 (US)

+1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change		
10.3	11/11/2021	Updated as per template		
10.4	06/01/2023	Correction in electrical specification table on page – 3		
10.5	10/26/2023	Updated as per OmniOn template		



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document. We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.