


14A Digital PicoDLynxIITM: Non-Isolated DC-DC Power Modules

4.5V_{dc} –14.4V_{dc} input; 0.51V_{dc} to 5.5V_{dc} output; 14A Output Current





Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compliant to REACH Directive (EC) No 1907/2006
- DOSA based
- Wide Input voltage range (4.5V_{dc}-14.4V_{dc})

See footnotes on page no. :- 2 Page 1

© 2023 OmniOn Power Inc. All rights reserved.

Description

The 14A Digital PicoDLynxII[™] power modules are non-isolated dc-dc converters that can deliver up to 14A of output current. These modules operate over a wide range of input voltage (V_{IN} = 4.5 V_{dc} -14.4 V_{dc}) and provide a precisely regulated output voltage from $0.51V_{dc}$ to $5.5V_{dc}$, programmable via an external resistor and PMBus[™] control. Features include a digital interface using the PMBus[™] protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus[™] # interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop[™] feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment
- Output voltage programmable from 0.51V_{dc} to 5.5V_{dc} via external resistor and PMBus[™] #
- Digital interface through the PMBus™ # protocol
- Tunable Loop™ to optimize dynamic output voltage response
- Flexible output voltage sequencing EZ-SEQUENCE
- Power Good signal
- Fixed switching frequency with capability of external synchronization



Features (continued)

- Output over current protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size:
 12.2 mm x 12.2 mm x 8.5 mm
 (0.48 in x 0.48 in x 0.334 in)

- Wide operating temperature range [-40°C to 85°C: Std; -40°C to 105°C: Ruggedized]
- ANSI/UL* 62368-1 and CAN/ CSA[†] C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368- 1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

<u>Footnotes</u>

- $^{\ast}\,$ UL is a registered trademark of Underwriters Laboratories, Inc.
- [†] CSA is a registered trademark of Canadian Standards Association.
- [‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- " ISO is a registered trademark of the International Organization of Standards
- [#] The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

Page 2



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V _{IN}	-0.3	15	V
Continuous					
VS, SMBALERT#, SEQ	All		-0.3	7	V
CLK, DATA, SYNC	All			3.6	V
Operating Ambient Temperature	All	T _a standard	-40	85	°C
(see Thermal Considerations section)		RUGGEDIZED	-40	105	C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V _{IN}	4.5	_	14.4	V _{dc}
Maximum Input Current (V _{IN} =4.5V to 14V, I ₀ =I _{0, max})	All	I _{IN,max}			14	A _{dc}
Input No Load Current	$V_{O,set}$ = 0.6 V_{dc}	I _{IN,No load}		39		mA
$(V_{IN} = 12V_{dc}, I_{O} = 0, module enabled)$	V _{O,set} = 5V _{dc}	I _{IN,No load}		140		mA
Input Stand-by Current (V _{IN} = 12V _{dc} , module disabled)	All	I IN,stand-by		16		mA
Inrush Transient	All	l²t			1	A ² s
Input Reflected Ripple Current, peak-to- peak (5Hz to 20MHz, 1µH source impedance; V _{IN} =4.5 to 14V, I _O = I _{Omax} ; See Test Configurations)	All			32		mAp-p
Input Ripple Rejection (120Hz)	All			-74		dB
Output Voltage Set-point accuracy over entire output range 0 to 85°C, Vo=over entire range -40 to 85°C, Vo=over entire range	All All	V _{O, set} V _{O, set}	-0.5 -1		+0.5 +1	% V _{O, set} % V _{O, set}
Voltage Regulation ¹						
Line Regulation	(V_IN=V_IN, min to V_IN, max)			4		mV
	(12V _{IN} ±20%)			2		mV
Load (L-L to L) Degulation	All			4		mV
Load ($I_0=I_{0, min}$ to $I_{0, max}$) Regulation	≤1.2V _{out}			2		mV

¹ Worst case Line and load regulation data, all temperatures, from design verification testing as per IPC9592.



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	Vo	0.6		5.5	V _{dc}
PMBus Adjustable Output Voltage Range	All	V _o ,adj	-15	0	+10	%V _{O,set}
PMBus Output Voltage Adjustment Step Size	All			0.4		$%V_{O,set}$
Remote Sense Range	All				0.5	V _{dc}
Output Ripple and Noise on nominal output						
(V_IN=V_{IN, nom} and I_O=I_{O, min} to I_{O, max} Co = 0.1 μ F//5x22 μ Fceramic capacitors)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All			38		mV_{pk-pk}
RMS (5Hz to 20MHz bandwidth)	All			11		mV _{rms}
External Capacitance ²						
Without the Tunable Loop™						
ESR≥1mΩ	All	C _{O, max}	5x22	—	5x22	μF
With the Tunable Loop™						
ESR ≥ 0.15 mΩ	All	C _{O, max}	5x22	—	1000	μF
ESR ≥ 10 mΩ	All	C _{O, max}	5x22	—	10000	μF
Output Current (in either sink or source mode)	All	I _o	0		14	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I _{O, lim}		130		% I _{o,max}
Output Short-Circuit Current	All	I _{O, s/c}		10.2		A _{rms}
(V₀≤250mV) (Hiccup Mode)						
Efficiency	V _{O,set} = 0.6V _{dc}	η		78.1%		%
V _{IN} = 12V _{dc} , TA=25°C	$V_{O,set}$ = 1.2 V_{dc}	η		87%		%
I _O =I _{O, max} , V _O = V _{O,set}	V _{O,set} = 1.8V _{dc}	η		90.4%		%
	V _{O,set} = 2.5V _{dc}	η		92.3%		%
	$V_{O,set} = 3.3 V_{dc}$	η		93.6%		%
	V _{o,set} = 5.0V _{dc}	η		95.2%		%
Switching Frequency	All	f _{sw}		500		kHz
Frequency Synchronization	All					
Synchronization Frequency Range (2 x f _{switch})	All		950	1000	1050	kHz
High-Level Input Voltage	All	VIH	2			V
Low-Level Input Voltage	All	VIL			0.4	V
Minimum Pulse Width, SYNC	All	t _{SYNC}	100			ns
Maximum SYNC rise time	All	t _{SYNC_SH}	100			ns

² External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.



General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =0.8I _{0, max} , T _A =40°C) Telecordia Issue 3 Method 1 Case 3	All		69, 128, 749		Hours
Weight			2.6 (0.092)		g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

On/Off Signal Interface (VIN-VIN, min to VIN, max ; open collector or equivalent, Signal referenced to GND) Implement of Control (Control (Contret) (Contre))) Control (Control (Control (Control	Parameter	Device	Symbol	Min	Тур	Max	Unit
	On/Off Signal Interface						
Signal referenced to GND) Device code with suffix "4" – Positive Logic (See Ordering Information) Logic High (Module ON)AllIn-17 μA Input High CurrentInput High Current Input Low Current Input Low Current 	-						
Device code with suffix "4" - Positive Logic (See Ordering Information) Logic High (Module ON) Input High VoltageAllImage AllImage AllAllImage AllI							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Logic High (Module ON)						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input High Current	All	I _{IH}			17	μA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Input High Voltage	All	VIH	2.1		7	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		All	I _{IL}			2	μA
Device Code with no suffix – Negative Logic (See OrderingInformation) (On/OFF pin is open collector/drain logic input with external pull-up resistor; signal referenced to GND) Logic High (Module OFF) Input High Current Logic Low (Module ON) Input High Voltage Logic Low (Module ON) Input Not Vage (N=Vm, Nonn Lo ⁻¹ 0, max, Vo to within ±1% of steady state)AllImput High V_{H} V_{IL} $ 3$ mACase 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_{o} = 10\%$ of $V_{o, set}$)All T_{delay} 1.2 msecCase 2: Input power is applied for at least one second and then enabled until $V_o = 10\%$ of $V_{o, set}$)All T_{delay} 1.2 msecOutput voltage Rise time (time for Vo to rise from 10% of $V_{o, set}$)All T_{mer} 1.2 msecOutput voltage Rise time (time for Vo to rise from 10% of $V_{o, set}$)All T_{mer} 1.2 msecOutput voltage overshoot ($T_A = 25^{\circ}C$ ($V_{N} = V_{N, min}$ to $V_{N, max}$) 3.0 % $V_{o, set}$ 3.0 % $V_{o, set}$ Output voltage overshoot ($T_A = 25^{\circ}C$ ($V_{N} = W_{N, max}$)All T_{waRN} 125 $°C$ Over Temperature Protection (See Thermal Considerations section)All T_{waRN} 125 $°C$ PMBus Over Temperature Warning Threshold *All V_{waRN} 125 $°C$ PMBus Over Temperature Warning Threshold *All V_{waRN} V_{waRN} 125 $°C$ PMBus Over Temperature Warning Threshold *All V_{waRN} 12		All		-0.2		0.8	
external pull-up resistor; signal referenced to GND) Logic High (Module OFF) Input High CurrentAllII3mAInput High VoltageAllVIH2.1-7VdcLogic Low (Module ON)Input Iow CurrentAllIIVIH2.1-7VdcInput Iow CurrentAllIIVIH0.3mAInput Low VoltageAllVIL0.3mAInput Low VoltageAllVIL0.8VdcTurn-On Delay and Rise Times0.8VdcCase 1: On/Off input is enabled and then input power is applied (delay from instant at which VIN = VIN, min until Vo = 10% of Vo, set)AllTdelay1.2msecCase 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which V on/off is enabled until Vo = 10% of Vo, set)AllTdelay1.2msecOutput voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2.8msecOutput voltage overshoot (TA = 25°C Vin VIN, min to Vin, max, Io = Io, min to Io, max)3.0% Vo, set% Vo, setOver Temperature Protection (See Thermal Considerations section)AllTref135°CPMBus Over Temperature Warning Threshold *AllTwaRN125°CTracking Accuracy (Power-Up: 2V/ms)AllVseq -Vo100mVNoteAllVseq -Vo100<	(See Ordering Information)						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	(On/OFF pin is open collector/drain logic input with						
$\begin{array}{ c c c c c c } & All & I_{IH} & - & - & 3 & mA \\ Input High Voltage & All & All & V_{IH} & 2.1 & - & 7 & V_{dc} \\ \hline \\ Logic Low (Module ON) & All & V_{IH} & 2.1 & - & 7 & V_{dc} \\ \hline \\ Input low Current & All & I_{IL} & - & - & 0.3 & mA \\ \hline \\ Input Low Voltage & All & V_{IL} & -0.2 & - & 0.8 & V_{dc} \\ \hline \\ Turn-On Delay and Rise Times & & & & & & & & & & & & & & & & & & &$	external pull-up resistor; signal referenced to GND)						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Logic High (Module OFF)						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Input High Current	All	I _{IH}			3	mA
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input High Voltage	All	VIH	2.1		7	V _{dc}
Input Low VoltageAllVIL-0.2—0.8VdcTurn-On Delay and Rise TimesImage: Constraint of the end	Logic Low (Module ON)						
Turn-On Delay and Rise TimesImage: Constraint of the second s	Input low Current	All	I_{IL}			0.3	mA
(VIN=VIN, nom, Io=Io, max, Vo to within ±1% of steady state)AllTdelay1.2msecCase 1: On/Off input is enabled and then input power is applied (delay from instant at which VIN = VIN, min until Vo = 10% of Vo, set)AllTdelay1.2msecCase 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which V on/Off is enabled until Vo = 10% of Vo, set)AllTdelay1.2msecOutput voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2.8msecOutput voltage overshoot (TA = 25°C VIN= VIN, min to VIN, max, Io = Io, min to Io, max)AllTref-135°CWith or without maximum external capacitanceAllTref-135°COver Temperature Protection (See Thermal Considerations section)AllTwaRN125°CPMBus Over Temperature Warning Threshold * (Power-Down: 2V/ms)AllVseq -Vo All100mVMut(Power-Down: 2V/ms)AllVseq -Vo All100mV	Input Low Voltage	All	VIL	-0.2		0.8	V _{dc}
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_o = 10\%$ of $V_{o, set}$)All T_{delay} 1.2msecCase 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which $V_{on/Off}$ is enabled until $V_o = 10\%$ of $V_{o, set}$)All T_{delay} 1.2msecOutput voltage Rise time (time for Vo to rise from 10% of $V_{o, set}$ to 90% of $V_{o, set}$)All T_{rise} 2.8msecOutput voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max, IO} = I_{O, min}$ to $I_{O, max}$)All $T_{ref^{-r}}$ 135 $^{\circ}C$ Over Temperature Protection (See Thermal Considerations section)All T_{wARN} 125 $^{\circ}C$ PMBus Over Temperature Warning Threshold *All $V_{SEQ} - V_o$ 100mVCase Curacy (Power-Down: 2V/ms)All $V_{SEQ} - V_o$ 100mV	Turn-On Delay and Rise Times						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_o = 10\%$ of $V_{o, set}$)All T_{delay} 1.2msecCase 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which $V_{on/Off}$ is enabled until $V_o = 10\%$ of $V_{o, set}$)All T_{delay} 1.2msecOutput voltage Rise time (time for Vo to rise from 10% of $V_{o, set}$ to 90% of $V_{o, set}$)All T_{rise} 2.8msecOutput voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max, IO} = I_{O, min}$ to $I_{O, max}$)All $T_{ref^{-r}}$ 135 $^{\circ}C$ Over Temperature Protection (See Thermal Considerations section)All T_{wARN} 125 $^{\circ}C$ PMBus Over Temperature Warning Threshold *All $V_{SEQ} - V_o$ 100mVCase Curacy (Power-Down: 2V/ms)All $V_{SEQ} - V_o$ 100mV	(V _{IN} =V _{IN, nom} , I _O =I _{O, max} , V _O to within ±1% of steady state)						
Idelay from Instant at which $V_{IN} = V_{IN, min}$ until $V_o = 10\%$ of $V_{o, set}$)Image: Constant at which $V_{IN, min}$ until $V_o = 10\%$ of $V_{o, set}$)Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which $V_{on/Off}$ is enabled until $V_o = 10\%$ of $V_{o, set}$)AllTdelay1.2msecOutput voltage Rise time (time for Vo to rise from 10% of $V_{o, set}$ to 90% of $V_{o, set}$)AllTrise2.8msecOutput voltage overshoot (T_A = 25°C VIN= VIN, min to VIN, max, Io = Io, min to Io, max)3.0% $V_{o, set}$ 3.0% $V_{o, set}$ Over Temperature Protection (See Thermal Considerations section)AllTref ⁻ 135°CPMBus Over Temperature Warning Threshold *AllTwarN125°CTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)All $V_{SEQ} - V_o$ 100mV		A 11	т		10		
the On/Off input is enabled (delay from instant at which V on/Off is enabled until Vo = 10% of Vo, set)AllTdelay1.2msecOutput voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2.8msecOutput voltage overshoot (TA = 25°C VIN = VIN, min to VIN, max, Io = Io, min to Io, max)AllTrise3.0% Vo, setWith or without maximum external capacitanceAllTref-135°COver Temperature Protection (See Thermal Considerations section)AllTwarn125°CPMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVseq -Vo All100mV		All	I delay		1.2		msec
enabled until Vo = 10% of Vo, set)AllTrise2.8msecOutput voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2.8msecOutput voltage overshoot (TA = 25°C VIN= VIN, max, Io = Io, min to Io, max)AllTrise3.0% Vo, setWith or without maximum external capacitanceAllTref-135°COver Temperature Protection (See Thermal Considerations section)AllTwarn125°CPMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVseq -Vo All100mV							
Output voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set)AllTrise2.8msecOutput voltage overshoot (TA = 25°C VIN= VIN, min to VIN, max, Io = Io, min to Io, max) With or without maximum external capacitanceImage: Comparison of Vo, set	the On/Off input is enabled (delay from instant at which V $_{on/Off}$ is	All	T _{delay}		1.2		msec
90% of V_{o, set})AllI rise2.8MsecOutput voltage overshoot (T_A = 25°C VIN= VIN, min to VIN, max, Io = Io, min to Io, max) With or without maximum external capacitance3.0% Vo, setOver Temperature Protection (See Thermal Considerations section)AllTref*135°CPMBus Over Temperature Warning Threshold * (Power-Up: 2V/ms) (Power-Down: 2V/ms)AllVseq -Vo All100mV	enabled until $V_o = 10\%$ of $V_{o, set}$						
90% of Vo, set) Image: Construct of the set of the se		All	Trise		2.8		msec
VIN= VIN, min to VIN, max, IO = IO, min to IO, max.) With or without maximum external capacitanceAllTref-3.0% VO, setOver Temperature Protection (See Thermal Considerations section)AllTref-135°CPMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy (Power-Down: 2V/ms) (Power-Down: 2V/ms)AllVSEQ -VO All100mV			1150				
With or without maximum external capacitance All Tref* 135 °C Over Temperature Protection (See Thermal Considerations section) All Tref* 135 °C PMBus Over Temperature Warning Threshold * All Twarn 125 °C Tracking Accuracy (Power-Up: 2V/ms) (Power-Down: 2V/ms) All Vseq -Vo All 100 mV						7.0	0/ 1/
Over Temperature Protection (See Thermal Considerations section)AllTref"135°CPMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy (Power-Down: 2V/ms) (Power-Down: 2V/ms)AllVseq -Vo All100mV mV						3.0	% V _{O, set}
AllI ref*IS5°CPMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy(Power-Up: 2V/ms)AllVseq -Vo100mV(Power-Down: 2V/ms)AllVseq -Vo100mV							
PMBus Over Temperature Warning Threshold *AllTwarn125°CTracking Accuracy(Power-Up: 2V/ms)AllVseq -Vo100mV(Power-Down: 2V/ms)AllVseq -Vo100mV		All	T _{ref} -		135		°C
Tracking Accuracy(Power-Up: 2V/ms)All $V_{SEQ} - V_o$ 100mV(Power-Down: 2V/ms)All $V_{SEQ} - V_o$ 100mV		All			125		°C
(Power-Down: 2V/ms) All V _{SEQ} –V _o 100 mV					125	100	_
	$(V_{IN, min} \text{ to } V_{IN, ma}X; I_{O, min} \text{ to } I_{O, max} V_{SEQ} < V_o)$		V SEQ VO			100	1117

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning



Feature Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Units
Input Undervoltage Lockout (V _{out} ≤ 3.3V₀)						
Turn-on Threshold	All			4.25		V _{dc}
Turn-off Threshold	All			4.05		V _{dc}
Hysteresis	All			0.2		V _{dc}
PMBus Adjustable Input Under Voltage Lockout Thresholds	All		4		14	V_{dc}
Resolution of Adjustable Input Under Voltage Threshold	All		250			mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{supply} \leq 5V_{DC}$						
Overvoltage threshold for PGOOD ON	All			108.33		%V _{O, set}
Overvoltage threshold for PGOOD OFF	All			112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON				91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF				87.5		%V _{O, set}
Pulldown resistance of PGOOD pin				40	70	Ω
Sink current capability into PGOOD pin	All				5	mA

Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interfac	ce Characteristi	cs				
Input High Voltage (CLK, DATA)		VIH	2.1		3.6	V
Input Low Voltage (CLK, DATA)		VIL			0.8	V
Input high level current (CLK, DATA)		Пн	-10		10	μA
Input low level current (CLK, DATA)		l _{IL}	-10		10	μA
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{out} =2mA	Vol			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{out} =3.6V	I _{он}	0		10	μA
Pin capacitance		Co		0.7		pF
PMBus Operating frequency range	Slave Mode	F _{PMB}	10		400	kHz
	Receive Mode		0			
Data hold time	Transmit Mode	t _{hd:dat}	300			ns
Data setup time		t _{su:dat}	250			ns
Measurement Syster	n Characteristic	s				
Output current measurement range		I _{RNG}	0		21	А
						Max
Output current measurement accuracy @12V _{in} , 25°C to 85°C		I _{ACC}	-7		7%	rated
						Current
Temperature measurement accuracy @12V _{in} , 0°C to 85°C		T _{ACC}		±5*		°C
V _{out} measurement range		V _{OUT(rng)}	0		6	V
V _{out} measurement accuracy		Vout, acc	-2		2	%

* Accuracy as per PWM Controller Datasheet



Characteristic Curves

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 0.6V₀ and 25°C.




Figure 1. Converter Efficiency versus Output Current.




Figure 3. Typical output ripple (C₀=5x22 μ F ceramic, VI_N = 12V, Io = I_{o,max},).




Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at $12V_{in}$, C_{out}=8x47uF+8x330uF C_{Tune}=27nF, R_{Tune}=300 Ω






Figure 6. Typical Start-up Using Input Voltage (V_{IN} = 12V, I₀ = I₀,max).







Characteristic Curves (continued)

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 1.2V₀ and 25°C.




Figure 7. Converter Efficiency versus Output Current.






Figure 9. Typical output ripple (Co=5x22 μ F ceramic, V_{IN} = 12V, Io = Io,max,).








Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}=8x47uF+3x330uF C_{Tune}=3.9nF, R_{Tune}=300Ω




Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 1.8V₀ and 25°C.







Figure 13. Converter Efficiency versus Output Current.




TIME, t (2µs/div)

Figure 15. Typical output ripple and noise (C_o=5X22 μ F ceramic, V_{IN} = 12V, I_o = I _{o,max},).







AMBIENT TEMPERATURE, TA °C

Figure 14. Derating Output Current versus Ambient Temperature and Airflow.




Figure 16. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}=8x47uF+2x330uF C_{Tune}=1.8nF, R_{Tune} =300 Ω





Figure 18. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_0 = I_{0,max}).$




Characteristic Curves (continued)

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 2.5V₀ and 25°C.




OUTPUT CURRENT, Io (A)


Figure 19. Converter Efficiency versus Output Current.



TIME, t (2µs/div)

Figure 21. Typical output ripple and noise (Co=5x22 μ F ceramic, V_IN =12V, Io = Io,max,).








Figure 20. Derating Output Current versus Ambient Temperature and Airflow.




Figure 22. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out} =4x47uF+1x330uF C_{Tune}=1.2nF, R_{Tune} =300 Ω




Figure 24. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = I_{o,max}).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 3.3V₀ and 25°C.




Figure 25. Converter Efficiency versus Output Current.






Figure 27. Typical output ripple and noise (Co=5x22µF ceramic, V_{IN}= 12V, Io = I o,max,).








Figure 26. Derating Output Current versus Ambient Temperature and Airflow.




Figure 28 Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}=8x47uF, C_{Tune}=1.2nF, R_{Tune}=300Ω




Figure 30. Typical Start-up Using Input Voltage (V_{IN} = 12V, I₀ = I₀,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 14A Digital PicoDLynxII[™] at 5.0V₀ and 25°C.




Figure 31. Converter Efficiency versus Output Current.





Figure 33. Typical output ripple and noise (C_o=5x22 μ F ceramic, V_iN= 12V, I_o = I_o,max,).








Figure 32. Derating Output Current versus Ambient Temperature and Airflow.




Figure 34 Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}=8x47uF, C_{Tune}=470pF, R_{Tune} =300 Ω




Figure 36. Typical Start-up Using Input Voltage $(V_{IN} = 12V, I_o = I_{o,max}).$





Design Considerations

Input Filtering

The 14A Digital PicoDLynxII[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 31 shows the input ripple voltage for various output voltages at 14A of load current with $2x22 \ \mu$ F or $4x22 \ \mu$ F ceramic capacitors and an input of 12V.





Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 5x22 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 32 provides output ripple information for different external capacitance values at various Vo and a full load current of 14A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop[™] feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with external 3x47 μF, 4x47 μF or 5x47 μF ceramic capacitors at the output (14A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL 62368-1 and CAN/CSA C22.2 No. 62368-1 Recognized, DIN VDE 0868- 1/A11:2017 (EN62368-1:2014/A11:2017).

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ESI, the input must meet SELV/ESI requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

An external 30A Little fuse 456 series fast-acting fuse is recommended on the ungrounded input lead.



Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 14A Digital PicoDLynxII[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/ Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor Q1 is in the OFF state, the internal PWM #Enable is pulled up internally, thus turning the module ON. When transistor Q1 is turned ON, the On/ Off pin is pulled low, and consequently the internal PWM Enable signal is pulled low and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. The On/Off pin should be pulled high with an external pull-up resistor. When transistor Q2 is in the OFF state, the On/Off pin is pulled high, which pulls the internal ENABLE# High and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low resulting in the PWM ENABLE# pin going Low. The maximum voltage allowed on the On/Off pin is 7V. If Vin is used as a source, then a suitable external resistor R1 must be used to ensure that the voltage on the On/Off pin does not exceed 7V.

Digital On/Off

Please see the Digital Feature Descriptions section.




Figure 39. Circuit configuration for using positive On/Off logic.




Figure 40. Circuit configuration for using negative On/Off logic.



Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a pre biased output as long as the pre bias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6_{dc} to 5.5V_{dc} by connecting a resistor between the Trim and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 35. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 3.3V, the input voltage needs to be higher than the minimum of 4.5V.






Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, the output of the module will be $0.6V_{dc}$. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:



 R_{trim} is the external resistor in $k\Omega$

 $V_{\circ}\xspace$ is the desired output voltage.

Table 1 provides $\mathsf{R}_{\mathsf{trim}}$ values required for some common output voltages.

VO, set (V)	R _{trim} (ΚΩ)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the V_{OUT} and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool or Power Module Wizard (PMW), available at **omnionpower.com** under the Downloads section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.



Analog Voltage Margining (Continued)




Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining


Please see the Digital Feature Descriptions section.

Output Voltage Sequencing

The power module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set- point voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to VIN for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin should be held close to ground Page 16 (nominally $50 \text{mV} \pm 20 \text{mV}$). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. By selecting resistor R1 (see fig. 44) according to the following equation



the voltage at the sequencing pin will be 50mV when the sequencing signal is at zero.




Figure 44. Circuit showing connection of the sequencing signal to the SEQ pin.

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until the output reaches the set- point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCETM feature to control start-up of the module, pre-bias immunity during start -up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ- SEQUENCETM feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCETM feature must be disabled. For additional guidelines on using the EZ- SEQUENCETM feature please refer



Digital Output Voltage Margining (Continued)

Output Voltage Sequencing (Continued)

to Application Note AN04-008 "Application Guidelines for Non-Isolated Converters: Guidelines for Sequencing of Multiple Modules", or contact the OmniOn technical representative for additional information.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal currentlimiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit the voltage at the sequencing pin will be 50mV when the sequencing signal is at zero. operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over-temperature threshold of 135°C (typ) is exceeded at the thermal reference point T_{ref} .Please refer to Electrical characteristic table, overtemperature section on page 5.

Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The module switches at half the SYNC frequency. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module will free run at the default switching frequency. **If synchronization is not being used, connect the SYNC pin to Sig_GND.**




Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Temperature.

Please see the Digital Feature Descriptions section.

Dual Layout

Identical dimensions and pin layout of Analog and Digital PicoDLynxII modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground. The output of the analog module cannot be trimmed down to 0.5IV



Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable Loop™.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop[™] allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop[™] is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 46. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 46. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 3 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 3 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 7A to 14A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C。	4x47uF	6x47uF	8x47uF	10x47uF	20x47uF
R _{TUNE}	300	300	300	300	300
C _{TUNE}	220p	330p	390p	470p	ln

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for V_{in} =12V and various external ceramic capacitor combinations.

V。	5V	3.3V	2.5V	1.8V	1.2V	0.6V
Co	8x47uf	8x47uF	+	8x47uF + 2x330uF	+	+
R _{TUNE}	300	300	300	300	300	300
CTUNE	470pF	1200pF	1200pF	1800pF	3.9nF	27nF
DV	72mV	47mV	37mV	25mV	17mV	9mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of Vout for a 7A step load with V_{in} =12V.

Note: The capacitors used in the Tunable Loop tables are 47 $\mu\text{F}/3$ m Ω ESR ceramic and 330 $\mu\text{F}/9$ m Ω ESR polymer capacitors

Power Module Wizard

OmniOn offers a free web based easy to use tool that helps users simulate the Tunable Loop performance of the PJT014. Go to **<u>omnionpower.com</u>**

and sign up for a free account and use the module selector tool. The tool also offers downloadable Simplis/Simetrix models that can be used to assess transient performance, module stability, etc.



Digital Feature Descriptions

PMBus Interface Capability

The 14A Digital PicoDLynxII[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org.</u> The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45,

55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDRI pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (K Ω)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, <u>smbus.org</u>




Figure 47. Circuit showing connection of resistors used to set the PMBus address of the module.



Digital Feature Descriptions (continued)

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

\sim	Output is disabled
0	Output is disabled

1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
	Module ignores the ON bit in the OPERATIONcommand
	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	0000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000
	Table 5	

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RT_{rim} and a $20k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is be nominally set at 600mV, and the output regulation voltage is then given by:

$$V_{out} = \left(\frac{20000 + RT_{rim}}{RT_{rim}} \right) X V_{REF}$$



Digital Feature Descriptions (continued)

Output Voltage Adjustment Using the PMBus (continued)

Hence the module output voltage is dependent on the value of RT_{rim} which is connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at -9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Possible values range from - 120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51Vdc. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of VREF is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at –9 (decimal). The value of the offset voltage is given by

V_{REF (offset)} = VREF_TRIM X 2 -9

This offset voltage is added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. If a value outside of the +10%/ -20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

- The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.
- Divider Ratio = V ref/V out = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8V_o requires a 0.33x20mV = 6.6mV change in the reference voltage.
- V _{ref (offset)} = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V ref (offset) = V ref_Trim X 2 -9
- V ref_Trim = V ref (offset) x 512
- V ref_Trim = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

The module can also have its output margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change is - 30% to +10% for the margin high command and -20% to 0% for the margin low command

V_{REF (MH)} =

(STEP_VREF _ MARGIN _ HIGH+ VREF _ TRIM) X 2 -9

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of V_o).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = V _{ref}/V _{out} = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2V_o requires a 0.5x100mV = 50mV change in the reference voltage.
- V _{REF(MH)} = (50)/1000 = 0.05 Volts
- V REF(MH) = (Step _V ref_margin_high +V ref_trim) x 2⁻⁹



Digital Feature Descriptions (continued)

Applications Example (continued)

- Assume V ref_ Trim = 0 here
- Step_V ref_margin_high = V REF(MH) x 512
- Step_ V ref_ margin_ high = 0.05 x 25.6 = 26 (rounded to nearest integer)

V_{REF (ML)} =

(STEP_VREF _ MARGIN _ LOW + VREF _ TRIM) X 2 -9

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of V_{\circ}).

- The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.
- Divider Ratio = V ref/V out = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2V_o requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = 0.033 Volts
 (- sign since we are margining down)
- V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) x 2 -9
- Assume V _{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step _V ref_margin_low = V REF(ML) x 512 V ref_trim
- Step _V ref_margin_low = -0.033 x 512 (-3) = -16.9+3 = -13.9
 = -14 (rounded to nearest integer

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

- OOXX : Margin Off
 O101 : Margin Low (Act on Fault)
- 0110 : Margin Low (Act on Fault)
- 1001 : Margin High (Act on Fault)
- 1010 : Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter

IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at –1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command will use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte will represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte will represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) is used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal is de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command will set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command will set the level above which the PGOOD command is de-asserted. This command will also set



Digital Feature Descriptions (continued)

PMBus Adjustable Output Over, Under Voltage Protection and Power Good (continued)

two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold is set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value $100K\Omega$) to a source of $5V_{DC}$ or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command will set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they is mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits will represent the exponent (fixed at -2) and the remaining 11 bits will represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage .

The module is capable of measuring key module parameters such as output current and voltage and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –4 (decimal). The

remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage. DO NOT CHANGE THE FACTORY PROGRAMMED VALUE. The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA. DONOT CHANGE THE FACTORY PROGRAMMED VALUE.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The resolution of the command is 62.5mA. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command will return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A l in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VoutOvervoltage	0
4	I _{OUT} Overcurrent	0
3	V _{IN} Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0



Digital Feature Descriptions (continued)Reading

the Status of the Module using the PMBus (continued)

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	V _{out} Overvoltage	0
4	I _{OUT} Overcurrent	0
3	V _{IN} Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

Low Byte

Bit Position	Flag	Default Value	
7	V _{out} fault or warning	0	
6	lout fault or warning	0	
5	Х	0	
4	MFR	0	
3	POWER_GOOD# (is negated)	0	
2	Х	0	
1	Х	0	
0	Х	0	

High Byte

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	DefaultValue
7	V _{out} OV Fault	0
6	Х	0
5	Х	0
4	V _{out} UV Fault	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	DefaultValue
7	I _{out} OC Fault	0
6	Х	0
5	Iout OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	X	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0
4	Х	0
3	Х	0
2	Х	0
1	X	0
0	Х	0

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	Х	0
2	Х	0
1	Other Communication Fault	0
0	Х	0

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in

two's complement format - fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (010001 corresponds to the PJT014 series of module), while bits [7:3] indicate the revision number of the module.

Bit Position	Flag	Default Value
7:2	Module Name	010001
1:0	Reserved	10

Low Byte

Bit Position	Flag	Default Value
7:3	Module Revision Number	None
2:0	Reserved	000

High Byte

Page 24



Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
oouc		Turn Module on or off. Also used to margin the output voltage	Memory Storage
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/w r r/w r/w r/w r/w r r	
		Function On X Margin X X	
		Default Value 0 0 0 0 0 0 X X	
		Bit 7:0 Output switching disabled	
01	OPERATION	1 Output switching	
		enabled Margin: 00XX	
		Margin Off	
		0101 Margin Low (Act on	
		fault)0110 Margin Low	
		(Act on fault) 1001 Margin	
		High (Act on fault)	
		1010 Margin High (Act on fault)	
		Configures the ON/OFF functionality as a combination of	
		analog ON/OFF pin and PMBus command	
		Format Unsigned Binary	
02	ON_OFF_CONFIG	Bit Position 7 6 5 4 3 2 1 0	YES
02		Access r r r r/w r/w r/w r/w r	TLS
		Function X X pu cmd cpr pol cpa Default Value 0 0 0 1 0 1 1 0	
		Refer to Page 19 for details on pu, cmd, cpr, pol and cpa	
03	CLEAR_FAULTS	Clear any fault bits that may have been set, also releases the	
		SMBALERT# signal if the device has been asserting it.	
		Used to control writing to the module via PMBus. Copies the	
		current register setting in the module whose command code	
		matches the value in the data byte into non-volatile memory	
		(EEPROM) on the module	
		Format Unsigned Binary	
		Bit Position 7 6 5 4 3 2 1 0	
		Access r/w r/w r/w x x x x x Eurotion bit7 bit6 bit5 X X X X X	
		Function bit7 bit6 bit5 X X X X X X	
		Functionbit7bit6bit5XXXXDefault Value000XXXX	
10	WRITE PROTECT	Functionbit7bit6bit5XXXXDefault Value000XXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit7	VES
10	WRITE_PROTECT	Function bit7 bit6 bit5 X	YES
10	WRITE_PROTECT	Function bit7 bit6 bit5 X	YES
10	WRITE_PROTECT	Function bit7 bit6 bit5 X	YES
10	WRITE_PROTECT	Function bit7 bit6 bit5 X	YES
10	WRITE_PROTECT	Function bit7 bit6 bit5 X	
10	WRITE_PROTECT	Functionbit7bit6bit5XXXXXDefault Value000XXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit7 1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)	
10	WRITE_PROTECT	Functionbit7bit6bit5XXXXXDefault Value000XXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit7 1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit6	
10	WRITE_PROTECT	Functionbit7bit6bit5XXXXXXDefault Value000XXXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes as permitted in bit5 or bit61 – Disables all writes as permitted in bit5 or bit6	
10	WRITE_PROTECT	Functionbit7bit6bit5XXXXXXDefault Value000XXXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECT,Command	
10	WRITE_PROTECT	Functionbit7bit6bit5XXXXXXDefault Value000XXXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECTcommand(bit5 and bit6 must be 0)	
10		Functionbit7bit6bit5XXXXXXDefault Value000XXXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECT command(bit5 and bit6 must be 0)Stores all of the current storable register settings in the	
	WRITE_PROTECT STORE_USER_ALL	Functionbit7bit6bit5XXXXXXDefault Value000XXXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECT command(bit5 and bit6 must be 0)Stores all of the current storable register settings in theEEPROM memory as the new defaults on power up	
		Functionbit7bit6bit5XXXXXDefault Value000XXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECT,Command(bit5 and bit6 must be 0)Stores all of the current storable register settings in theEEPROM memory as the new defaults on power upRestores all current register settings in the module from values	
15	STORE_USER_ALL	Function bit7 bit6 bit5 X	
15	STORE_USER_ALL	Functionbit7bit6bit5XXXXXDefault Value000XXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECTcommand(bit5 and bit6 must be 0)Stores all of the current storable register settings in theEEPROM memory as the new defaults on power upRestores all current register settings in the module from valuesin the module non-volatile memory (EEPROM)This command helps the host system/GUI/CLI determine key	
15	STORE_USER_ALL	Functionbit7bit6bit5XXXXXDefault Value000XXXXXBit 5: 0 – Enables all writes as permitted in bit6 or bit71 – Disables all writes except the WRITE_PROTECT, PAGEOPERATIONand ON_OFF_CONFIG (bit 6 and bit7 must be 0)Bit 6: 0 – Enables all writes as permitted in bit5 or bit71 – Disables all writes except for the WRITE_PROTECT,PAGE and OPERATION commands (bit5 and bit7 must be 0)Bit 7: 0 – Enables all writes as permitted in bit5 or bit61 – Disables all writes except for the WRITE_PROTECT command(bit5 and bit6 must be 0)Stores all of the current storable register settings in theEEPROM memory as the new defaults on power upRestores all current register settings in the module from values in the module non-volatile memory (EEPROM)This command helps the host system/GUI/CLI determine key capabilities of the module	
15	STORE_USER_ALL	Function bit7 bit6 bit5 X	
15	STORE_USER_ALL	Function bit7 bit6 bit5 X	
15	STORE_USER_ALL	Function bit7 bit6 bit5 X	
15 16	STORE_USER_ALL RESTORE_USER_ALL	Function bit7 bit6 bit5 X	
15 16	STORE_USER_ALL RESTORE_USER_ALL	Function bit7 bit6 bit5 X	
15 16	STORE_USER_ALL RESTORE_USER_ALL	Function bit7 bit6 bit5 X	
15 16	STORE_USER_ALL RESTORE_USER_ALL	Function bit7 bit6 bit5 X	



Summary of Supported PMBus Commands (continued)

Hex	Command	Brief Description Non-Volatile
Code	Command	The module has MODE set to Linear and Exponent set to -13.
		These values cannot be changed
		Bit Position 7 6 5 4 3 2 1 0
20	VOUT_MODE	Access r r r r r r r
20	VOOT_MODE	Function Mode Exponent Default Value 0 0 1 0 1 1
		Mode: Value fixed at 000, linear mode
		Exponent: Value fixed at 10111, Exponent for linear mode values is -9
		Sets the value of input voltage at which the module turns on
		Format Linear, two's complement binary
		Bit Position 7 6 5 4 3 2 1 0
		Access r r r r r r r
		Function Exponent Mantissa Default Value 1 1 1 0 0 0
		Bit Position 7 6 5 4 3 2 1 0
		Access r r/w r/w r/w r/w r/w r/w r/w r/w r/w
35	VIN ON	Function Mantissa YES
		Default Value 0 0 0 1 0 0 0 1
		Exponent -2 (dec), fixed Mantissa
		The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec).
		Thiscorresponds to a default of 4.25V. Allowable values are
		 4.25, in steps of 0.25V upto 9.5V.
		 9.5V to 13V in increments of 0.5V
		13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off
		Format Linear, two's complement binary
		Bit Position 7 6 5 4 3 2 1 0
		Access r r r r r r r
		Function Exponent Mantissa
		Default Value 1 1 1 1 0 0 0 0
		Bit Position 7 6 5 4 3 2 1 0
		Access r r/w r/w r/w r/w r/w r/w
		Function Mantissa Default Value 0 0 0 1 0 0
36	VIN_OFF	Exponent -2 (dec), fixed
		Mantissa
		The upper four bits are fixed at 0
		The lower seven are programmable with a default value
		of 8(dec). Thiscorresponds to a default of 4.0V.
		Allowable values are
		 4.00, in steps of 0.25V upto 9.75V. 10.25V to 11.75V in increments of 0.5V (
		 10.25V to 11.75V in increments of 0.5V 12V
		 12v 13.75V to 15.75V in increments of 1V



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Bri	ef Desc	riptior	۱				Non-Volatile Memory Storage
		Returns the va				rection	term	used 1	to cor	rect	
		the measured	outpu								
		Format		Line	ar, two	's com	pleme	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
	IOUT_CAL_GAIN	Access	r	r	r	r	r	r	r	r/w	
38		Function			onent				tissa		YES
		Default Value	1	0	0	1	1	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant					
		Default Value									
		the measured	Returns the value of the offset correction term used to correct he measured output current.								
			Format Linear, two's complement binary								
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
39	IOUT_CAL_OFFSET	Function		Exp	onent			1	tissa		YES
		Default Value	1	1	1	0	0	V	V	V	
		Bit Position	7	6	5	4	3	2		0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function		• • •		Mant					
		Default Value					-				
		Sets the currer be changed)	nt leve						•	inot	
		Format		Line	ear, two	's com	plem	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r/w	r	r	
46		Function	_	1	Expone				lantis	r	YES
	IOUT_OC_FAULT_LIMIT	Default Value		1	1	0	0	0	1	1	
		Bit Position	7	6	5	4	3	2		0	
		Access	r	r/w	r/w	r/w Mant	r/w	r/w	r/w	r/w	
		Function Default Value	0	0	1		.155d	1	1	1	
	Value maybe locked	Determines m		-	n in rec	0	to an			1	
		IOU_OC_FAUL	T_LIM	IT or a	a V _{out} u	ndervo	ltage	(UV) fa	ault		
							-	. ,			
		Format	-	C		signec		-	г	0	
		Bit Position	7	6	5	4	3 r/w	2		0	
		Access Function	r X	r X	r/w RS [2]	r/w	r/w RS [0]	r X	r X	r X	
47	VOUT_OC_FAULT_RESPONS	Default Value	0	0	1	<u>ון כא</u> ו	1	× 1	0	0	YES
	E	RS[2:0] – Retry 000 Unit 111 Unit g continuc acceptal	Settir does joes t ously/	ng s not a hroug	h norm	nal soft	start				



Summary of Supported PMBus Commands (continued)

Hex	Command			Brie	fDesc	riptio	n				Non-Volatile
Code		Sets the output						٨			Memory Storage
			t over			0			•		
		Format Bit Position	7		ar, two		-	1	inary	0	
		Access	-	6	5	4	3	2	l r	0	
		Function	r	r	r Expone	r	r	r	r 1antis	r	
4A	IOUT_OC_WARN_LIMIT	Default Value	1				1	0		5a 0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function		1/ 00	1/ 00	Man		1/ 00	1/ 1/	1/ 00	
	Value may be locked	Default Value	0	0	1	0	1	1	0	0	
		Sets the overte	-	-	foult lo	-	۰ ۰		Ŭ	_	
		Sets the overte	mper	ature	lauit le	everin	C				
		Format		Line	ar, two	o's cor	nplen	nent b	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
4F		Function			Expone				/antis	sa	
	OT_FAULT_LIMIT	Default Value	0	0	0	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function		-		Man		-		-	
	Value may be locked	Default Value	1	0	0	0	0	0		0	
		Sets the over te	empe	rature	warni	ng leve	el in °C	2			
		Format		Line	ar, two	o's cor	nplem	nent b	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
-1		Function		E	Expone	ent		Ν	/lantis	sa	
51		Default Value	0	0	0	0	0	0	0	0	YES
	OT_WARN_LIMIT	Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Man	tissa				
		Default Value	0	I	I	I			0	I	
		Sets the rise tin Supported Valu 0 instructs unit quickly as poss	ues – (to br	0.6, 0.9 ing its	9, 1.2, 1.8 outpu	3, 2.7, 4 It to pr	.2, 6.0 ogran	, 9.0m nmed	sec. Va value	as	
		Format	-		ar, two				inary		
61		Bit Position Access	7 r	6 r	5 r	4 r	3 r	2 r	 r	0 r/w	VEC
10	TON_RISE	Function	1	L ' E	Expone	ent		N	1antis		YES
		Default Value	1	1	1	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function Default Value	0	1	0	Man 0	tissa 0	0	1 1	1	
				· c							
		Returns one by			nation	with a	sumn	nary o	t the r	nost	
		critical module Format	lault	S	Lla	ciano	d Pina				
		Bit Position	7	6	5	signe 4	3	ary 2	1	0	
		Access	r	r	R	r	r	r	r	r	
78	STATUS_BYTE	Flag	Х	OFF		out_oc '	V _{IN_UV}	ТЕМР	CML	None of the above	
		Default Value	0	0	0	0	0	0	0	0	
			-	~	-	-	-	~	~	2	



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Brie	f Desc	riptio	n					Non-Volatile
Code		Returns two byt fault/warning co	tes of in	form	ation v	vith a s	summ	ary o	fthe	mo	dule's	Memory Storage
		Format										
		Bit Position	7	6	5	4	d Bina	ary 2	1		0	
		Access	r /	r	r	r r	r	 r	r		r	
				I _{OUT} /			PGOC					
		Flag	Vout	Pout	Х	MFR	D	´ X	X		Х	
79	STATUS_WORD	Default Value	e 0	0	0	0	0	0	0	1	0	
		Bit Position	7	6	5	4	3	2	1		0	
		Access	r	r	r	r	r	r	r		r	
					V _{OUT_O}			TEI	м		None	
		Flag	Х	OFF	• 001_0	I _{OUT_OC}	VIN_U	/ P			of the	
			1	1	1		-			ĉ	above	
		Default Value	1	1	1	I					I	
		•	eturns one byte of information with the status of the module's									
			utput voltage related faults									
			Format Unsigned Binary									
7A	STATUS_VOUT	Bit Position	7	6	5	4	3	2	1		0	
/~	STATUS_V001	Access	r	r	r	r	r	r	r		r	
		Flag	$V_{\text{OUT}_{-}}$	Х	Х	V _{OUT_U}	v x	X	X		Х	
		_	ov		_						-	
		Default Value		0	0	0	0	0	•		0	
		Returns one byt output current i	related	faults	tion w	in the	status	SOL	ne mo	Jac	lies	
		Format				siane	d Bina	rv				
		Bit Position	7	6	5		4 3	2	1		0	
7B	STATUS_IOUT	Access	r	r	r		r r	r	r		r	
,0	514103_1001				IOL	JT						
		Flag		x	_0	С	х 🛛 х	Х	Х		Х	
			C Fault	-	Warr	ing						
		Default Value	0	0	0		0 0	0	0)	0	
		Returns one byt			tion w	ith the	status	s of t	he mo	odu	ıle's	
		temperature rel	lated fa	ults								
		Format			Un	signe	d Bina	ry				
7D	STATUS TEMPERATURE	Bit Position	7		6	5		3	2	1	0	
, 0		Access	r		r	r		r		r	-	
			OT_FAU	JLTC		-	-			X		
		5	0		0			0		C		
		Default Value						•			_	
		Returns one byt communicatior				iin the	status	sort	ne mo	Jar	lies	
			related	u iaul		cicro	J Diee	M) /		_		
		Format Bit Position	7		6 0	signed 5	d Bina 4	ry 3	2	٦	0	
		Access	r		r	r	4 r	r	r	r	r	
7E	STATUS_CML	ACCESS	I		I		•			r Dthe		
		Flag	Invalio	d Ir	nvalid		1emor fault			Con		
			Comma	ind [Data	Fail d	etecte	d ^		m		
		Default Value	0		0	0	0	0	0	<u>aul</u> 0	t 0	
			0		0	0	0	0	U	U	0	



Summary of Supported PMBus Commands (continued)

Hex	Command			Brie	f Des	criptio	n				Non-Volatile
Code	Command	Returns one by	/te of					us of	the r	nodule	Memory Storag
		specific faults of	or war	ning	lation		ie stat	05 01	the r	nouule	
		Format			U	nsigne	d Bina	ry			
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	R	
80	STATUS_MFR_SPECIFIC	Flag	OTFI	х	х	IVAD DR	Х	х	х	TWOP H_EN	
		Default Value	0	0	0	0	0	0	0	0	
		OTFI – Internal threshold	Temp	beratu	re abo	ove The	ermal S	hutd	own		
		IVADDR – PME	VADDR – PMBUs address is not valid								
		TWOPH_EN - I	WOPH EN – Module is in 2 phase mode								
		Returns the va	Returns the value of the output voltage of the module. Exponent is fixed at-9								
		Format	Format Linear, two's complement binary								
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r.	
8B	READ_VOUT	Function Default Value	0		xpon			0	Mant	-	
		Bit Position	7	0	0 5	0	0	2	0	0	
		Access	r	r	r	r	r	r	r	r	
		Function		•		Man	-				
		Default Value	0	0	0	0	0	0	0	0	
		Returns the va	lue of	the ou	utput	curren	t of the	e moc	dule		
		Format		Linea	ar, tw	o's con	nplem	ent b	inary	/	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function			xpon				Mant		
8C	READ_IOUT	Default Value	1	1	1	0	0	V	V	V	
		Bit Position	7 r	6 r	5	4 r	3 r	2 r	1 r	0	
		Access Function	r	r	r	r Mant		r	r	r	
		Default Value	V	V	V	V	V	V	V	0	
		V - Variable			· · ·						1
		Returns the va Celsius	lue of	the ex	terna	al temp	erature	e in d	egree	5	
		Format		Line	ar, tw	o's con	nplem	ent b	oinary	/	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		E	xpon	ent		Ν	Janti	ssa	
8E	READ_TEMPERATURE_2	Default Value	0	0	0	0	0	V	V	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function				Man	tissa				
		Default Value	V	V	V	V	V	V	V	0	
		V - Variable									



Summary of Supported PMBus Commands (continued)

98 PMBUS_REVISION Returns one byte indicating the module is compliant to PMBus Spec. 11 (read only) 99 PMBUS_REVISION Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r	Non-Volatile Memory Storage					ription	Desci	Brief			Command	Hex Code
98 PMBUS_REVISION Bit Position 7 6 5 4 3 2 1 0 Access r Bit Position 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	Memory Storage		nt to	nplia	is con	rodule	the n	icating I only)	te ind (read	Returns one by PMBus Spec. 1.1		coue
98 PMBUS_REVISION Bit Position 7 6 5 4 3 2 1 0 Access r Bit Position 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0				ry	Bina	signed	Un			Format		
Default Value 0 0 1 0 0 1 0 Default Value 0 0 1 0 0 1 0 0 1 0 Beturns module name information Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r <t< td=""><td></td><td>0</td><td>1</td><td>_</td><td></td><td></td><td></td><td>6</td><td>7</td><td></td><td>PMBUS_REVISION</td><td>98</td></t<>		0	1	_				6	7		PMBUS_REVISION	98
D0 MFR_SPECIFIC_00 Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r		r	r	r	r	r	r	r	r	Access		
D0 MFR_SPECIFIC_00 Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r		0	1	0	0	0	1	0	0	Default Value		
D0 MFR_SPECIFIC_00 Bit Position 7 6 5 4 3 2 1 0 Access r						n	matio	ne info	e nam	Returns modul		
D0 MFR_SPECIFIC_00 Access r			inary	ent bi	pleme	's com	r, two	Linea		Format		
D0 MFR_SPECIFIC_00 Function Reserved Default Value 0 0 0 0 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Access r <		0	1	2	3	4	5	6	7	Bit Position		
D0 MFR_SPECIFIC_00 Default Value 0 0 0 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Access r		r	r	r	r	r	r	r	r	Access		
D4ault Value 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 1 0 0 1 0 0 <t< td=""><td></td><td></td><td></td><td></td><td>/ed</td><td>Reser</td><td></td><td></td><td></td><td>Function</td><td></td><td>DO</td></t<>					/ed	Reser				Function		DO
Access r <td>YES</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Default Value</td> <td>MFR_SPECIFIC_00</td> <td>DU</td>	YES	0	0	0	0	0	0	0	0	Default Value	MFR_SPECIFIC_00	DU
Function Module Name Reserved Default Value 0 1 0 0 1 1 0 Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as VREF_TRIM2*9. Exponent fixed at -9(dec) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r/w r r r r r r r r Default Value V V V V V V V V Bit Position 7 6 5 4 3 2 1 0 Access r/w r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r r r/w	1	0	1	2	3	4	5	6	7	Bit Position		
Default Value0100110Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as VREF_TRIM2*9. Exponent fixed at -9(dec)D4VREF_TRIMFormatLinear, two's complement binary Bit PositionBit Position76543210Accessr/wrrrrrrrFunctionMantissaDefault ValueVVVVVVBit Position76543210Accessr/wrrrrrrrDefault ValueVVVVVVVBit Position76543210Accessrrr/wr/wr/wr/wr/wr/wr/wBit Position76543210Accessrrrr/wr/wr/wr/wr/wr/wBit Position76543210Accessrrrr/wr/wr/wr/wr/wr/wr/wDefault ValueVVVVVVVVVMatterSfilefilefilefil		r	r	r	r	r	r	r	r	Access		
D4 VREF_TRIM Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as VREF_TRIMx2*. Exponent fixed at -9(dec) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r/w r r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r/w r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r/w r r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r r r r/w r]]	rved	Rese			Name	Iodule	N		Function		
D4VREF_TRIMis -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as VREF_TRIMx2*9. Exponent fixed at -9(dec)D4VREF_TRIMFormatLinear, two's complement binary Bit PositionBit Position7654321D4VREF_TRIMAccessr/wrrrrrrrBit Position76543210Accessr/wrrrrrrrrDefault ValueVVVVVVVBit Position76543210Accessrrr/wr/wr/wr/wr/wr/wFunctionMantissaDefault ValueVVVVVVVFunctionMantissaDefault ValueVVVVVVVVVVVVVVVVVVVVVVDefault ValueVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVDefault ValueVVVVVVOCF </td <td></td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Default Value</td> <td></td> <td></td>		0	1	1	0	0	0	1	0	Default Value		
Default Value V <	YES	0 r	ige d as inary 1 r V 1	es rar ulate ant b 2 r V 2	e value is calc pleme 3 r ssa V 3	nissible offset -9(dec 's com 4 r Manti V 4	s. Perr V. The ked at r, two 5 r V 5	V step I +60m nent fi Linea 6 r V 6	in 2m V anc Expo 7 r/w V 7	is -20% to +10% between -120m VREF_TRIMx2 ⁻⁹ . Format Bit Position Access Function Default Value Bit Position	VREF_TRIM	D4
Applies a fixed offset to the reference voltage. Adjustment is 0% to +10% in 2mV steps. Permissible values range between 0mV and +60mV. The offset is calculated as (STEP_VREF_MARGIN_HIGH + VREF_TRIM)x2 ⁻⁹ . Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustmen and ranges from -30% to 10%			1	1								
0% to +10% in 2mV steps. Permissible values range between OmV and +60mV. The offset is calculated as (STEP_VREF_MARGIN_HIGH + VREF_TRIM)x2 ⁻⁹ . Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustmen and ranges from -30% to 10%	<u></u>	-	-			-						
D5 STEP_VREF_MARGIN_HIGH Bit Position 7 6 5 4 3 2 1 0		0% to +10% in 2mV steps.Permissible values range between OmV and +60mV. The offset is calculated as (STEP_VREF_MARGIN_HIGH + VREF_TRIM)x2 ⁻⁹ . Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%										
	YES	0	1	2	3	4	5	6	7	Bit Position	STEP VREF MARGIN HIGH	D5
Access r r r r r r r r] ''''	r	r	r	r	r	r	r	r	Access		
Function Mantissa]				ssa	Manti				Function		
Default Value V V V V V V V V V V]	V	V	V	V	V	V	V	V	Default Value		
Bit Position 7 6 5 4 3 2 1 0]	0	1	2	3	4	5	6	7	Bit Position		
Access r r r r/w r/w r/w r/w r/w]	r/w	r/w	r/w	r/w	r/w	r	r	r	Access		
Function Mantissa]				ssa	Manti				Function		
Default Value V V V V V V V V V V]	V	V	V	V	V	V	V	V	Default Value		



Summary of Supported PMBus Commands (continued)

Hex Code	Command			Brie	f Desc	riptior	١				Non-Volatile Memory Storage	
		Adjustment is -2 range between (STEP_VREF_MA -9(dec). Net out	applies a fixed negative offset to the reference voltage. adjustment is -20% to 0% in 2mV steps. Permissible values ange between -120mV and 0mV) The offset is calculated as STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 ⁻⁹ .Exponent fixed at 9(dec). Net output voltage ancludes VREF_TRIM adjustment and ranges from -30% to 10%									
		Format		3		o's com	0					
D6	STEP_VREF_MARGIN_LOW	Bit Position	7	6	5	4 4	3	2	ninary 1	0	YES	
DU	SILP_VREI_MARGIN_LOVV	Access	r	r	r	r	r	r	r	r	TLS	
		Function				Manti						
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Manti	ssa					
		Default Value	V	V	V	V	V	V	V	V		
D7	PCT_VOUT_FAULT_PG_LIMIT	0 0 -16 0 1 -1 1 0 -29	R_VOI 7 r X 0 Truth ₩ %) L 6.67 2.5 9.17	_TAGE 6 r X X	(OV) lin ar, two 5 r X X PG	mits as b's con 4 r X X L P 57 8 57 8	perce	entag nent k 2 r X X	e of Dinary 1 r/w PCT_ MSB X CH (%) 33 17 17	0 r/w		
D8	SEQUENCE_TON_TOFF_DEL AY	Used to set dela TON_RISE. Value TON_RISE TIME Format Bit Position Access Function Default Value	es car 7 r/w		e from Un 5 r/w		and a Bina 3 r/w	re a n	nultip 1 r/w			

Table 6 (continued)

Digital Power Insight (DPI)

OmniOn offers a software tool that set helps users evaluate and simulate the PMBus performance of the PJT014 modules without the need to write software.

The software can be downloaded for free at omnionpower.com . A OmniOn USB to I²C adapter and associated cable set are required for proper functioning of the software suite. For first time users, the OmniOn DPI Evaluation Kit can be purchased from leading distributors at a nominal price and can be used across the entire range of OmniOn Digital POL Module.



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 48. The preferred airflow direction for the module is in Figure 49.




Figure 48. Thermal Test Set-up.

The thermal reference points, Tref used in the specifications are also shown in Figure 49. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module

(V _{o,set} x I _{o,max}).

Please refer to the Application Note "Thermal

Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 49. Preferred airflow direction and location of hot- spot of the module (Tref).



Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810G, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810G, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810G, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398

Table 8: Endurance Vibration Qualification - All Axes



Example Application Circuit

Requirements:


V_{in}: 12V

V_{out}: 1.8V

Iout: 10.5A max., worst case load transient is from 7A to 10.5A

 ΔV_{out} : 1.5% of Vout (27mV) for worst case load transient

V_{in, ripple} 1.5% of V_{in} (180mV, p-p)



GND

- Cl1 Decoupling caps 1x0.047µF/16V ceramic(e.g. Murata LLL185R71C473MA01) + 1x0.1uF/16V 0402 ceramic
- Cl2 4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
- CI3 47µF/16V bulk electrolytic
- CO1 Decoupling caps 1x0.047µF/16V ceramic (e.g. Murata LLL185R71C473MA01) + 1x0.1uF/16V 0402 ceramic
- CO2 4 x 47uF/6.3V 1210 ceramic capacitors
- CO3 1 x 330uF/6V POSCAP
- C_{Tune} 1000 pF ceramic capacitor (can be 1206, 0805 or 0603 size)
- R_{Tune} 300 Ω SMT resistor (can be 1206, 0805 or 0603 size)
- R_{Trim} 10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.




Mechanical Outline


Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]


x.xx mm ±0.25 mm (x.xxx in ± 0.010 in.)








Side View





PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	V _{IN}	11	SYNC ¹
3	GND	12	VS-
4	Vout	13	SIG_GND
5	VS+ (SENSE)	14	SMBALERT #
6	TRIM	15	DATA
7	GND	16	ADDR0
8	CLK	17	ADDR1
9	SEQ		
	-		

¹ If unused, connect directly to SIG_GND

BOTTOM VIEW




Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ±0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	10	PGOOD
2	V _{IN}	11	SYNC ²
3	GND	12	VS-
4	Vout	13	SIG_GND
5	VS+ (SENSE)	14	SMBALERT #
6	TRIM	15	DATA
7	GND	16	ADDR0
8	CLK	17	ADDR1
9	SEQ		


² If unused, connect to Sig_GND.



Packaging Details

The 12V Digital PicoDLynxII[™] 14A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimetres and (in inches).



Reel Dimensions:

 Outside Dimensions:
 330.2 mm (13.00)

 Inside Dimensions:
 177.8 mm (7.00")

 Tape Width:
 24.00 mm (0.945")



Surface Mount Information

Pick and Place

The 14A Digital PicoDLynxII[™] modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

Only the -D version of this module can be placed at the bottom side of the customer board. No additional glue or adhesive is required to hold the module during the top side reflow process. Serial numbers with date codes starting from 19xx21xxxxxx (19 – year, 21 – week) are suitable for bottom side placement.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect longterm reliability.

Pb-free Reflow Profile


Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). For questions regarding Land grid array(LGA) soldering, solder volume; please contact OmniOn for special manufacturing process instructions. The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 44. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 14A Digital PicoDLynxII[™] modules have a MSL rating of 2A.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/ Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}$ C, < 90%relative humidity.





Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Code	Input Voltage Range	OutputVoltage	Output Current	On/OffLogic	Sequencing	Ordering Code
PJT014A0X3-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	14A	Negative	Yes	150051524
PJT014A0X3-SRDZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	14A	Negative	Yes	150052348
PJT014A0X43-SRZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	14A	Positive	Yes	150051527
PJT014A0X43- SRDZ	4.5 – 14.4V _{dc}	0.51 – 5.5V _{dc}	14A	Positive	Yes	150052966

Table 9. Device Codes

-Z refers to RoHS compliant Versions

Package Identifier	Family	Sequencing Option	Output current	Output voltage	On/Off logic	Remote Sense	Oj	otions	ROHS Compliance
Р	J	т	014A0	X		3	-SR		Z
P=Pico U=Pico M=Mega G=Giga	J=DLynx IIDigital K = DLynxII Analog.	T=with EZ Sequence X=without sequencing	14A	X = programma ble output	4 = positive No entry = negative	Sense	S = Surface Mount R = Tape & Reel	D = 40G operating shock as per MIL Std 810G and 105°C operating ambient,	Z = ROHS

Table 10. Device Codes

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN1069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W0040444718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Contact Us

For more information, call us at 1-877-546-3243 (US) 1-972-244-9288 (Int'I)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
2.13	03-11-2022	Updated as per template , ROHS
2.14	12/06/2023	Updated as per OmniOn template



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document. We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.