

JRCS016 - Non-Isolated DC-DC Buck and Boost Power Modules

 $18V_{dc}$ -85V_{dc} input 18.5V_{dc} to $60V_{dc}$ output: 400W Max. Output



Applications

- Transportation applications
- Industrial applications
- Telecommunications equipment

Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Wide variable input voltage range (18-85V_{dc})
- Programmable output voltage range (18.5-60V_{dc})
- Remote sense
- Positive logic remote On/Off
- Output over current protection (non-latching)
- Over temperature protection

<u>Footnotes</u>

- * UL is a registered trademark of Underwriters Laboratories, Inc.
- [†] CSA is a registered trademark of Canadian Standards Association.
- [‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- ** ISO is a registered trademark of the International Organization of Standards

Description

The JRCS016 is a versatile non-isolated module capable of delivering output voltages that can be below, equal to or above the input voltage (buck and boost functionality). Over an input voltage range of 18 to 85V, these modules can provide an output voltage that can be set between 18.5V and 60V and output power up to 400W. A variable output current limit that automatically limits the output current depending on the desired output voltage safely limits the output power that can be delivered by the module. Threaded-through holes are provided to allow easy mounting or addition of a heatsink for high temperature applications. Other features include remote On/Off, adjustable output voltage, over current, and over temperature protection. The modules also have a digital (PMBus[™]) interface with a rich set of supported commands.

- Monotonic startup under pre-bias conditions
- Forced droop load sharing (only P version)
- Industry standard half-brick size 57.7 x 60.7 x 12.95 mm (2.27 in. x 2.39 in. x 0.51 in.)
- Wide operating temperature range (-40°C to 85°C)
- Digital (PMBus) Interface
- ANSI/UL# 62368-1 and CAN/CSA[†] C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368- 1:2014/A11:2017
- ISO** 9001 and ISO 14001 certified manufacturing facilities

© 2023 OmniOn Power Inc. All rights reserved.



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage					
Continuous	All	N/	-0.3	85	V_{dc}
Transient, for up to 100ms	All	Vin	-0.3	100	V_{dc}
Operating Ambient Temperature	All	TA	-40	85	°C
(see Thermal Considerations section)		IA	-40	00	C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V _{IN}	18	_	85	V _{dc}
Maximum Input Current	A.U.				26.0	
$(V_{IN} = V_{IN, min} \text{ to } V_{IN, max}, I_O = I_{O, max})$	All	I _{IN,max}			26.0	A _{dc}
Input No Load Current	V _{0,set} = 18.5V _{dc}	I _{IN,No load}		70		mA
$(V_{IN} = V_{IN, nom}, I_o = 0, module enabled)$	V _{O,set} = 60 V _{dc}	I _{IN,No} load		70		mA
Input Stand-by Current	A.U.			217		
$(V_{IN} = V_{IN, nom}, module disabled)$	All	IN,stand-by		27		mA
Inrush Transient	All	l²t			0.5	A ² s
Input Reflected Ripple Current, peak-to-peak						
(5Hz to 20MHz, 1µH source impedance; V _{IN,min} to V _{IN,max} , I ₀ = I _{0max} ; See Test configuration section)	All				700	mΑ _{p-p}
Input Ripple Rejection (120Hz)	All		10			dB
Output Voltage Set-point	All	V	-1.5		+1.5	%V _{O, set}
(V _{IN} =V _{IN, min} , I _O =I _{O, max} , T _A =25°C)	All	V _{O, set}	-1.5		-1.5	70 V O, set
Output Voltage						
(Overall operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{\text{O, set}}$	-3	_	+3	$\%V_{O,set}$
Output Voltage Adjustment Range		Vo	18.5		60	V _{dc}
Output Regulation						
Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$)	All		—		1	% V _{O, set}
Load (I ₀ =I _{0, min} to I _{0, max})	All		—		0.4	% V _{O, set}
Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All				1	% V _{O, set}
Output Ripple and Noise on nominal output						
(V _{IN} =V _{IN, nom} and I ₀ =I _{0, min} to I _{0, max}						
C _{ou} t = 340µF Polymer aluminum)						
RMS (5Hz to 20MHz bandwidth)	All		—		1	% V _{O, set}
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		—		2	% V _{O, set}



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
External Capacitance						
ESR \geq 1 m Ω (with minimum of 30µF of ceramic capacitors) ESR \geq 10 m Ω ((with minimum of 30µF of ceramic capacitors)	All All	C _{O, max} C _{O, max}	330 330	—	3000 3000	μF μF
Output Current (V₀=18.5V)	All	lo	0		16.7A	A _{dc}
(V₀=24V)	All	l _o	0		16.7A	A _{dc}
(V₀=48V)	All	l _o	0		8.33A	A _{dc}
(V₀=60V)	All	lo	0		6.67A	A _{dc}
Output Current Limit Inception (Hiccup Mode) (Vo= 90% of V _{O, set})	All	I _{O, lim}	_	110	_	% Io
Output Short-Circuit Current (V₀≤250mV) (Hiccup Mode)	All	I _{O, s/c}	_	2.0	_	A _{rms}
Efficiency, V _{IN} = 74V, T _A =25°C, I _O =I _{O, max} , V _O = V _{O,set} V _{O, set} = 52V _{dc}	All	η	95			%
Switching Frequency	All	f _{sw}		220		kHz

General Specifications

Parameter	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =I ₀ , max, TA=25°C)		Hours		
Weight	—	112 (3.95)		g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal interface						
(On/Off is open collector/drain logic input;						
Signal referenced to GND - See feature description section)						
Input High Voltage (Module ON)	All	VIH	2	—	3.3	V
Input High Current	All	Iн	—	—	100	μA
Input Low Voltage (Module OFF)	All	VIL	-0.2	—	0.8	V
Input Low Current	All	IIL	_		500	μA
Turn-On Delay and Rise Times						
$(I_0=I_{0, max}, V_{IN} = V_{IN, nom}, T_A = 25 \text{ °C},)$						
Case 1: On/Off input is set to Logic Low (Module	All	T_{delay}	_	90	_	msec
ON) and then input power is applied (delay from						
instant at which V_{IN} =V_{\text{IN, min}} until V_o=10% of V_{o,set})						
Case 2: Input power is applied for at least one second	All	T_{delay}	—	50	—	msec
and then the On/Off input is set to logic Low (delay from						
instant at which V_on/Off=0.3V until Vo=10% of V_o, set)						
Output voltage Rise slew rate	All	d√/dt _{rise}		0.333	0.4	V/msec



Feature Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Load Sharing Current Balance (difference in output current across all modules compared to defined output current.) (-P version only) Note:	$20V_{\text{out}}$		_	_	3	A _{dc}
 Results are based on 3 units in parallel, and V_{out}- V_{in} >6V. If the difference between Vin and V_{out} is close, paralleled performance will decreases. 						
 Current sharing accuracy depends on test setup, such as test board layout, connection wires, etc besides module self. 	28V _{out}		_		2	A _{dc}
3) Vout_max need to be limited to 58V if the units work in paralleling.	36V _{out}	I _{diff}	_	_	2	A _{dc}
4) For 48V output, need limit to max 80% of full load.						
5) For 54V output, need limit to max 75% of full load.	48V _{out}				2.5	Adc
6) The difference between input and output voltage need be over 6V to get better paralleled performance.	40 V out				Ζ.J	Adc
Output voltage overshoot – Startup					5	% V _{O, set}
Io= Io, max; VIN = 18 to 85Vdc, TA = 25°C					5	70 V O, set
Over Temperature Protection	All	T _{ref}		120		°C
(See Thermal Considerations section)		rer		120		C
Input Undervoltage Lockout						
Turn-on Threshold	All				18	V
Turn-off Threshold	All		15			V
PGOOD (Power Good)						
Signal Interface Open Drain, V _{supply} ≤ 5V _{DC}						
Overvoltage threshold for PGOOD	All			112.5		%V _{O, set}
Undervoltage threshold for PGOOD	All			87.5		%V _{O, set}



Characteristic Curves

The following figures provide typical characteristics for the JRCS011 at $24V_{\circ}$ and 25° C.




Figure 1. Converter Efficiency versus Output Current for $$V_{\mbox{\scriptsize out}}$=24V.$





Figure 3. Transient Response to Dynamic Load Change from 50% to 100% at 48V_{in}, C_{OUT} = 330 μ F electrolytic + 15 x 2.2 μ F ceramic.








Figure 2. Typical output ripple and noise for V_{out} = 24V. Input voltage = 48V, C_{out} = 330 μ F electrolytic + 15 x 2.2 μ F ceramic.




Figure 4. Typical Start-up Using On/Off Voltage (V_{IN}=48V, I_o = I_{o,max}).



Characteristic Curves (continued)

The following figures provide typical characteristics for the JRCS011 at 48Vo and 25°C.




Figure 6. Converter Efficiency versus Output Current for $V_{\text{out}} = 48 \nu$





Figure 8. Transient Response to Dynamic Load Change from 50% to 100% at 74V_{in}, C_{OUT} = 330 μF electrolytic + 15 x 2.2 μF ceramic.



(V_{IN} = 74V, I_o = I_{o,max}).




Figure 7. Typical output ripple and noise for V_{out} = 48V. Input voltage = 74V, C_{OUT} = 330 μ F electrolytic + 15 x 2.2 μ F ceramic.




Figure 9. Typical Start-up Using On/Off Voltage (V_{IN}=74V, I₀ = I₀,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the JRCS011 at $60V_{\circ}$ and $25^{\circ}C$.




Figure 11. Converter Efficiency versus Output Current for V_{out} = 60V.






Figure 13. Transient Response to Dynamic Load Change from 50% to 100% at 48V_{in}, C_{out}= 330 μF electrolytic + 15 x 2.2 μF ceramic.



 $(V_{IN} = 48V, I_o = I_{o,max}).$



TIME, t (10µs/div)

Figure 12. Typical output ripple and noise for V_{out} = 60V. Input voltage = 48V, C_{OUT} = 330 μ F electrolytic+ 15 x 2.2 μ F ceramic.




Figure 14. Typical Start-up Using On/Off Voltage (VIN=48V, Io=Io,max).



Characteristic Curves (continued)

The following figures provide typical thermal derating for the JRCS011 at various input and output voltages.




Figure 16. Derating Output Current versus Ambient Temperature and Air flow for V_{in}=48V, V_{out}=24V




Figure 18. Derating Output Current versus Ambient Temperature and Air flow for Vin=24V, Vout=48V




Figure 20. Derating Output Current versus Ambient Temperature and Air flow for V_{in}=24V, V_{out}=60V




Figure 17. Derating Output Current versus Ambient Temperature and Air flow for Vin=74V, Vout=24V




Figure 19. Derating Output Current versus Ambient Temperature and Airf low for Vin=74V, Vout=48V





Figure 21. Derating Output Current versus Ambient Temperature and Air flow for V_{in}=48V, V_{out}=60V




Characteristic Curves (continued)

The following figures provide typical thermal derating for the JRCS011 at various input and output voltages.



. Vin=74V, Vout=60V







NOTE: Measure input reflected ripple current with a simulated source inductance (L_{TEST}) of 1µH. Capacitor C_s offsets possible battery impedance. Measure current as shown above.




Figure 24. Output Ripple and Noise Test Setup.

Note: Use a C_{out} (470 μ F Low ESR aluminum or tantalum capacitor typical), a 0.1 μ F ceramic capacitor and a 10 μ F ceramic capacitor, and Scope measurement should be made using a BNC socket. Position the load between 51 mm and 76 mm (2 in. and 3 in.) from the module.




Figure 25. Output Voltage and Efficiency Test Setup.

Note: All measurements are taken at the module terminals. When socketing, place Kelvin connections at module terminals to avoid measurement errors due to socket contact resistance.

$$\eta = \left(\frac{[V_{\circ}(+) - V_{\circ}(-)]I_{\circ}}{[V_{i}(+) - V_{i}(-)]I_{i}} \right) \times 100\%$$

Design Considerations

Input Filtering

The JRCS016 module should be connected to a low acimpedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability. To minimize input voltage ripple, ceramic capacitors or low-ESR electrolytic capacitors are recommended at the input of the module.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with $3 \times 10\mu$ F ceramic capacitors in parallel with a 330μ F capacitor at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR electrolytic and ceramic capacitors are recommended to improve the dynamic response of the module. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e.,

UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368- 1:2014/ A11:2017)

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV) or ESI, the input must meet SELV/ESI requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a slowblow fuse with a maximum rating of TBD A in the positive input lead.

Feature Descriptions

Remote On/Off

The JRCS016 power modules feature an On/Off pin for remote On/Off operation with positive logic. Positive Logic On/Off signal turns the module ON during a logic High on the On/Off pin and turns the module OFF during a logic Low.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is 17*24equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range. The current limit threshold is variable ranging from 16.7 A at 18.5V to 24V out to 6.67A at 60V_{out}.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, module operation is disabled. The module begins to operate at an input voltage above the undervoltage lockout turn-on threshold.

Overtemperature Protection

To provide over temperature protection in a fault condition, the unit shuts down if the thermal reference point T_{ref} , exceeds 120°C. The module automatically restarts after it cools down.

Analog Output Voltage Programming

The output voltage of the JRCS016 can be set over the 18.5V to 60V range by connecting a resistor R_{Trim} between the TRIM and $V_{\rm O}(\text{-})$ pins as shown in Fig. 26. The output voltage will be set according to the following equation relating it to the value of R_{Trim} :

$$R_{trim} = \begin{pmatrix} 700 - (10 \times V_o) \\ \hline \\ (V_o - 4) \end{pmatrix} k\Omega$$

If no external trim resistor is connected, the output voltage will be set at 18.5. Table 1 provides R_{trim} values required for some common output voltages.

Remote Sense

The JRCS016 modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the Remote Sense pins. The voltage between the $V_0(+)$ and +SEN pins should not exceed 1V.

Pag	е	11

V _{0, set} (V)	R _{trim} (ΚΩ)
18.5	35.51
20	31.25
24	23.0
28	17.5
32	13.571
36	10.625
48	5.0
52	3.75
54	3.2
60	1.786

Table 1




Figure 26. Circuit configuration for programming output voltage using an external resistor.

Load Sharing

For higher power requirements, the JRCS016-P module offers an optional feature for parallel operation (-P Option code). This feature provides a precise forced output voltage load regulation droop characteristic. The output set point and droop slope are factory calibrated to ensure optimum matching of multiple modules' load regulation characteristics. To implement load sharing, the following requirements should be followed:

- The V_{OUT}(+) and V_{OUT}(-) pins of all parallel modules must be connected together. Balance the trace resistance for each module's path to the output power planes, to ensure best load sharing and operating temperature balance.
- It is permissible to use a common Remote On/Off signal to start all modules in parallel.
- During system startup with over one module, the load cannot beyond 100% load of single module due to load unbalance during startup process.
- If fault tolerance is desired in parallel applications, output ORing devices should be used to prevent a single module failure from collapsing the load bus.



Feature Descriptions (continued)

Power Good

The JRCS016 modules have a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going ±10% outside the setpoint value. The PGOOD terminal can be connected through a pullup resistor (suggested value 100K) to a source of TBD VDC or lower.

For power supplies operating in parallel with their outputs not isolated from each other (e.g., with OR'ing FETs), the PGOOD signal indicates that the common output bus has the expected output voltage and does not provide an indication on any one particular power supply.

Digital Feature Descriptions

PMBus Interface Capability

The JRCS016 power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions and check the PEC byte returned by the module.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

When one of the paralleled units is powered down, PMBus communication will stop or abnormal.

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to GND. Note that some of these addresses (0 through 12, 40, 44, 45, and 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 2 (1% tolerance resistors are recommended).

Digit	Resistor Value (K Ω)
0	10
1	15.4
2	23.7
3	36.5
4	54.9
5	84.5
6	130
7	200

Table 2



Digital Feature Descriptions (continued)

PMBus Addressing (continued)




Figure 27. Circuit showing connection of resistors used to set the PMBus address of the module.

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High-Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, www.pmbus.org.



PMBus Commands

Hex Code	Command			Brie	fDesc	riptio	on				Non-Volatile Memory Storage
03	CLEAR_FAULTS	Clear any fault I SMBALERT# sig								the	
11	STORE_DEFAULT_ALL	Copies all curre volatile memor for the comma	nt reg y(EEP	gister s ROM)	setting on the	ıs in t	he mo	dule ir	nto nor		
12	RESTORE_DEFAULT_ALL	Restores all cur values in the m									
		The module has These values ca	s MOE	DE set	to Lin					-8.	
		Bit Position	7	6	5	4	3	2	1	0	
20	VOUT_MODE	Access	r	r	r	r	r	r	r	r	
20	VOOT_MODE	Function		Mode	2		E	xpone	nt		
		Default Value	0	0	0	1	1	0	0	0	
		Range limits (m	nax/m	in): 50	0.0/0						
28	VOUT_DROOP	Units: 16mv/A	Units: 16mv/A								
		DEFAULT VALU	DEFAULT VALUE: 5.0 (with –P)								
		Sets the value o	of inpu	ut volt	age at	whic	h the r	nodule	e turns	son	
		Format		Line	ear, tw	o's co	mplen	nent b	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
75		Function		E	xpone	nt		M	lantiss	sa	VEC
35	VIN_ON	Default Value	1	1	1	0	1	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Ma	ntissa				
		Default Value	1	0	0	0	1	0	0	0	
		Sets the value c	of inpu	it volt	age at	whic	h the r	nodule	e turns	soff	
		Format		Line	ear, tw	o's co	mplen	nent b	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
36	VIN_OFF	Function		E	xpone	nt		N	1antiss	sa	YES
50	VIIN_OFF	Default Value	1	1	1	0	1	0	0	0	TES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			1	Ma	ntissa	1	1	1	
		Default Value	0	1	1	1	1	0	0	0	
		Sets the voltage	e level		· · ·						
		Format		1	ear, tw	1			inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		E	xpone			M	1antiss	1	
55	VIN_OV_FAULT_LIMIT	Default Value	1	1	1	0	1	0	1	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				1	ntissa				
		Default Value	1	1	0	0	1	0	0	0	





PMBus Commands (continued)

Hex Code	Command			:	Brief De	scrip	tior	١				Non-Volatile Memory Storage
		Returns two by fault/warningc This PMBus co (Such as OVP, (command can	onditi mmai DCP, (ons. nd da DTP,	bes not Input U	supp VP/O	ort 1 VP,	to re ON/	port co OFF), a	orrect	state	
		Format	be us			Unsig						
		Bit Position	7	6	5	4		3	2	1	0	
79	STATUS_WORD	Access	r	r	r	r		r	r	r	r	
		Flag	Х	Х	Х	Х		Х	Х	Х	Х	
		Default Value	0	0	0	0		0	0	0	0	
		Bit Position	7	6	5	4		3	2	1	0	
		Access	r	r	r	r		r	r	r	r	
		Flag	х	Х	Х	x		Х	ТЕМР	CML	OTHER	
		Default Value	0	0	0	0		0	0	0	0	
		Returns one by communicatio				with	the	stat	us of th	ne moo	dule's	
		Format				Unsig	nec	d Bir	nary			
		Bit Position	7		6	5	4	3	2	1	0	
7E	STATUS_CML	Access	r		r	r	r	r	r	r	r	
		Flag	Inva Com nc	ma	Invalid Data	PE C	Х	x	x	Othe Comr Faul	n 🗸	
		Default Value	0		0	Fail O	0	0	0	Faul O	0	
		Returns the va	lue of	the ii	nput vo	ltage	арр	oliec	l to the	modu	ule	
		Format Linear, two's complement binary										
		Bit Position	7	6	5	4		3	2	1	0	
		Access	r	r	r	r		r	r	r	r	
88	READ_VIN	Function			Expone	ent			Ν	J antis	sa	
00		Default Value	1	1	1	0		1	0	0	0	
		Bit Position	7	6	5	4		3	2	1	0	
		Access	r	r	r	r		r	r	r	r	
		Function		-		1	ant	issa		-		
		Default Value	0	0	0	0		0	0	0	0	
		Returns the va is fixed at -8.	iue of								oonent	
		Format			inear, t	1	om	<u> </u>		inary -		
		Bit Position	7	6	5	4		3	2	1	0	
		Access	r	r	r	r		r	r	r	r	
8B	READ_VOUT	Function		~		1	ant	issa		0		
		Default Value	0	0	0	0		0	0	0	0	
		Bit Position	7	6	5	4		3	2	1	0	
		Access	r	r	r	r		r	r	r	r	
		Function		~		1	-	issa		0		
		Default Value	0 Table 6	0	0	0		0	0	0	0	

Table 6 (continued)





PMBus Commands (continued)

dHex Code	Command	,		Brie	f Desc	riptio	n				Non-Volatile Memory Storage
coue		Returns the val	ue of t	he out	nut ci	irrent	ofthe	modu	ıle		Memory Storage
		Format				o's con					-
		Bit Position	7	6	5	4	3	2	1	0	-
		Access	r	r	r	r	r	r z	r	r	
		Function	1		kpone		1		√antis		
8C	READ_IOUT	Default Value	1			0	0	0		0	
	READ_1001	Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r r	r	∠ r	r	r	
		Function	1	1	I		tissa		1	I	-
		Default Value	0	0	0	0	0	0	0	0	-
		Delault Value	0	U	0	0	U	0	0	U	-
		Returns the val	ue of t	ho ton	norat		nsor 1	ofthe	modu	مار	
		Format				o's con				JIE	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function			kpone				Vantis	sa '	1
8D	READ TEMP 1	Default Value	1	1	1	1	0	0	0	0	1
50		Bit Position	7	6	5	4	3	2	1	0	1
		Access	r	r	r	r	r	r	r	r	
		Function	•		I		tissa		<u> </u>		
		Default Value	0	0	0	0	0	0	0	0	
			Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ű	
		Returns the val	ue of t							ule	
		Format				o's con	nplem		inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function	Exponent Mantissa							sa	
8E	READ_TEMP_2	Default Value	1	1	1	1	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	_
		Access	r	r	r	r	r	r	r	r	_
		Function		I .			tissa		T .		_
		Default Value	0	0	0	0	0	0	0	0	-
		Returns one by	te indi	catino	the m	nodule	is cor	npliar	nt to Pl	MBus	
		Spec. 1.1 (read of						1			
		Format	57		U	nsigne	d Bina	ary			1
98	PMBUS_REVISION	Bit Position	7	6	5	4		2	1	0	1
		Access	r	r	r	r	r	r	r	r	1
		Default Value	0	0	0	1	0	0	0	1	
		Applies a gain c	orroct	ion to	the D			omm	and ro	sulte	
		to calibrate out									
		output voltage	guine	10131			Jusuie			0	
		Format		line	ar tw	o's con	nplem	ent h	inary		1
		Bit Position	7	6	5	4	3	2	1	0	1
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	1
D1	VOUT_CAL_GAIN	Function	.,	.,	.,	Man		.,	.,	,	YES
		Default Value		Variat	le bas			v calił	oratior	<u>ו</u>	1
		Bit Position	7	6	5	4	3	2	1	0	1
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	1
		Function	., ••	., ••	., ••	Man		.,	., ••	., .,	1
		Default Value		Variał	ole has			v calił	oratior	1	1
							iuctor	y can	Junior		1

Table 6 (continued)



PMBus Commands (continued)

Hex Code	Command			Brief	Descri	ption					Non-Volatile Memory Storage	
Goue		Applies an offse	t to the	e READ	VOUT	comma	and re	sults to	o calib	orate	memory-otorage	
		out offset errors										
		Exponent is fixe										
		Format		Linea	ar, two'	's compl	lemen	ıt bina	ry			
		Bit Position	7	6	5	4	3	2	1	0		
D2		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	YES	
DZ	VOUT_CAL_OFFSET	Function				Mantiss	sa				YES	
		Default Value		Variab	le base	d on fac	ctory c	alibrat	tion			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Mantiss						
		Default Value	<u> </u>			d on fac						
		Returns the valu			correct	ion tern	n usec	d to co	rrect t	the		
		measured input	voltag		. ,	· · · · ·	1					
		Format Bit Desition		1		s compl			ry			
		Bit Position	7	6	5	4	3	2	1	0		
D3		Access Function	r/w	r/w	r/w	r/w Mantiss	r/w	r/w	r/w	r/w	VEC	
03	VIN_CAL_GAIN	Default Value		Variah	lo baca	d on fac		alibrat	tion		YES	
		Bit Position	7		1e base	4	<u>3</u>	2	1011	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	1/ 00	1/ ••	1/ 00	Mantiss	-	1/ 00	1/ 00	1/ 1/		
		Default Value		Variab	le base	d on fac		alibrat	tion			
		Returns the value	ue of th	ne offset	t correc	ction ter	m use	ed to c	orrect	the		
		measured input										
	VIN_CAL_OFFSET	Format										
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r/w	r/w	r/w		
D4		Function		E	xponer	nt		M	antiss	a	YES	
		Default Value	1	1	1	0	1		V			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	,			Mantiss						
		Default Value				ed on fa				la a		
	IOUT_CAL_GAIN	Returns the value		-	correct	lon tern	n usec		rrect i	.ne		
		measured outp	utcurre		ar two'	s compl	omon	thing	n/			
		Bit Position	7	6	5	4	3	2	1y 1	0		
		Access	r/w	r/w					r/\\/	r/w		
D6		Function	1, 17	1, 17	1/ 1/	Mantiss		1/ 1/	./ • •	1, 1	YES	
		Default Value		Variab	le base	ed on fac		alibra	tion		. 20	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Mantiss	,					
		Default Value				ed on fac	ctory c					
		Returns the valu			t correc	ction ter	m use	ed to c	orrect	the		
			easured outputcurrent									
		Format			1	's compl			ry			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r/w		r/w		
D7	IOUT_CAL_OFFSET	Function	-	<u> </u>	xponer			M	antiss	a	YES	
		Default Value				0	0	-	V			
		Bit Position	7	6	5	4	3	2	- /	0		
		Access Function	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Default Value	, ,	V·Varia	hla hac	Mantiss ed on fa		calibr	ation			
DB	FW_REV	Returns the firm										
		IRECUITIS LITE IIII	ivvale \	1013			∧i⊻ij.I⊻li	1.DH.B	1			



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 28. The preferred airflow direction for the module is in Figure 29.




Figure 28. Thermal Test Set-up.

The thermal reference points, T_{ref} and T_{ref} used in the specifications are also shown in Figure 29. For reliable operation the temperatures at these points should not exceed 98°C. The output power of the module should not exceed the rated power of the module ($V_{o,set} x I_{o,max}$).

Please refer to the Application Note "Thermal Characterization Process for Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 29. Location of hot-spots of the module (T_{ref} and T_{ref} 2).

Layout Considerations

The JRCS016 power module series are constructed using a single PWB with integral base plate; as such, component clearance between the bottom of the power module and the mounting (Host) board is limited. Avoid placing copper areas on the outer layer directly underneath the power module.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to OmniOn Board Mounted Power Modules: Soldering and Cleaning Application Note.

Through-Hole Lead-Free Soldering Information

The RoHS-compliant through-hole products use the SAC (Sn/Ag/Cu) Pb-free solder and RoHS-compliant components. They are designed to be processed through single or dual wave soldering machines. The pins have an RoHS- compliant finish that is compatible with both Pb and Pb-free wave soldering processes. A maximum preheat rate of 3°C/s is suggested. The wave preheat process should be such that the temperature of the power module board is kept below 210°C. For Pb solder, the recommended pot temperature is 260°C, while the Pb-free solder pot is 270°C max. The JRCSO16 cannot be processed with paste- through-hole Pb or Pb-free reflow process. If additional information is needed, please consult with your OmniOn representative for more details.







Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ±0.25 mm (x.xxx in ± 0.010 in.)





PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
1	∨I(+)	6	TRIM	11	DATA
2	ON/OFF	7	+SEN	12	#SMBALRT
3	VI(-)	8	V₀(+)	13	CLK
4	V₀(-)	9	SYNC	14	ADDR1
5	PGOOD	10	SIG_GND	15	ADDR0

Note: Pins 9, 10, 11, 12, 13, 14 and 15 can be NC when modules do not have the PMBus function.




Mechanical Outline—Side View


Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]

x.xx mm ±0.25 mm (x.xxx in ± 0.010 in.)



PIN SIDE VIEW




SCALE 2400




Recommended Pad Layout for Through Hole Module

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in. ± 0.02 in.) [unless otherwise indicated]







Product Matrix

Device Code	Input Voltage Range	Output Voltage	Output Current	On/Off Logic	Ordering code
JRCS016A0S4-HZ	18 – 85V _{dc}	18.5 - 60V _{dc}	16.7A to 6.7A	Positive	1600130338A
JRCS016A0S64-HZ	18 – 85V _{dc}	18.5 - 60V _{dc}	16.7A to 6.7A	Positive	150038175
JRCS016A0S4-PHZ	18 – 85V _{dc}	18.5 - 60V _{dc}	16.7A to 6.7A	Positive	1600311837A
JRCS016A0S64-PHZ	18 – 85V _{dc}	18.5 60V _{dc}	16.7A to 6.7A	Positive	1600321885A

Device Description

	Characteristic			С	haracte	r ar	nd	Pos	siti	on			Definition
	Form Factor	J	J										J = Half Brick
gs	Family Designator		RC										
atin	Input Voltage			S									S = Special Range, 18V-85V
Ra	Output Power				016A0								016A0 = 016.0 Amps Maximum Output Current
	Output Voltage					S							S = Special Voltage, 18.5-60V
	Pin Length						5						Omit = Default Pin Length shown in Mechanical Outline Figures
						8	-						6 = Pin Length: 3.68 mm ± 0.25mm , (0.145 in. ± 0.010 in.) 8 = Pin Length: 2.79 mm ± 0.25mm , (0.110 in. ± 0.010 in.)
suc	Action following Protective Shutdown						4						Omit = Latching Mode 4 = Auto-restart following shutdown (Overcurrent/ Overvoltage)
Options	On/ Off Logic							1					Omit = Positive Logic 1 = Negative Logic
											_		
	Customer Specific									XY			XY = Customer Specific Modified Code, Omit for Standard Code
											-		Omit = Standard open Frame Module
	Optional Features										P H		 P = Paralleling with current sharing between outputs H = Heat plate, for use with heat sinks or cold-walls
	RoHS												Omit = RoHS 5/ 6, Lead Based Solder Used
Ļ	efers to DoHS compliant parts											Z	Z = RoHS Compliant

-Z refers to RoHS compliant parts

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN1069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W0040444718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Contact Us

For more information, call us at

1-877-546-3243 (US)

1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
1.7	09-20-2022	Added Pin Side View
1.8	11-22-2023	Updated as per OmniOn template



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document. We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.