

DATASHEET

CP3500AC65TEZ High Efficiency Power Supply

Input: 100-240 V_{ac}; 3500W capable; 65 V_{dc} @ 3500W; 5 V_{dc} @ 10W





Description

The CP3500AC65TEZ power supply has an extremely wide programmable output voltage capability. High-density front-to-back airflow is designed for minimal space utilization and is highly expandable for future growth. This power supply incorporates both RS485 and I²C communications busses that allow it to be used in a broad range of applications. Feature set flexibility makes this power supply an excellent choice for a set of applications requiring operation over a wide output voltage range.

Applications

- Lasers
- RF Power Amplifiers
- Industrial Battery Chargers

Features

- Efficiency exceeding 96%¹ (meets 80+ Titanium)
- Compact 1RU form factor with 40 W/in³ density
- 3500W from nominal 200-240V_{AC}
- 1500W from nominal $100 120V_{AC}$ for $V_O > 40V_{DC}$
- Output voltage programmable from 23V 65V_{DC}
- ON/OFF control of the main output
- Comprehensive input, output and over-temp. protection
- PMBus compliant I²C serial bus and RS485
- Precision measurement reporting such as input power consumption, input/output voltage & current
- Remote firmware upgrade capable
- Power factor correction (meets EN/IEC 61000-3-2 requirements)

- Redundant, parallel operation with active load sharing
- Redundant +5V @ 2A Aux power
- Internally controlled Variable-speed fan
- Hot insertion/removal (hot plug)
- Four front panel LED indicators
- UL and cUL approved to UL/CSA[†]62368-1, TUV (EN62368- 1), CE§ Mark (for LVD) and CB Report available
- Constant Voltage
- Black faceplate
- Conformally coated PCB assemblies
- RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006

¹ At output voltages between 61Vdc and 65V_{dc}

^{*}UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

[§]This product is intended for integration into end-user equipment. All CE marking procedures of end-user equipment should be followed.

^{*}ISO is a registered trademark of the International Organization of Standards

^{*} The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage : Continuous	V _{IN}	0	264	V _{AC}
Operating Ambient Temperature ²	T _A	-25	75	°C
Storage Temperature	T _{stg}	-40	85	°C
I/O Isolation voltage to Frame (100% factory Hi-pot			1500	V _{AC}

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage V_o = 61 V_{DC} , resistive load, and temperature conditions.

INPUT					
Parameter	Symbol	Min	Тур	Max	Unit
Startup Voltage					
Low-line Operation		80	85	90	
High-line Operation				185	
Operating Voltage Range					
Low-line Configuration	V_{IN}	90	100 – 120	140	V_{AC}
High-line Configuration		185	200 - 240	265	
Voltage Swell (no damage)		275			
Turn OFF Voltage		75	80	85	
Hysteresis		5			
Frequency	F _{IN}	47		66	Hz
Source Impedance (NEC allows 2.5% of source voltage drop inside abuilding)			0.2		Ω
Operating Current; at 110V _{AC}	1		15.5		A
at 240V _{AC}	I _{IN}		16		A _{AC}
Inrush Transient (220V _{RMS} , 25°C, excluding X-Capacitor	I _{IN}		25	40	A_{PK}
Idle Power (at 240V _{AC} , 25°C) 65V OFF	P _{IN}		9		W
65V ON @ I _o =0			18		VV
Leakage Current (300V _{AC} , 60Hz)	I _{IN}		2.5	3.5	mA
Power Factor (50 – 100% load)	PF	0.97	0.995		
Efficiency ³ , 240V _{AC} , 65V _{DC} , @ 25°C 10% of FL		90			
20% of FL	η	94			%
50% of FL	-1	96			7.0
FL		91			
Holdup time (output allowed to decay down to 30V _{DC}) For loads below 1500W	Т		10 15		ms
Ride through (at 240V _{AC} , 25°C)	Т	1/2	1		cycle
Power Good Warning ⁴ (main output allowed to decay to	PG	3	5		ms
Isolation (per EN62368-1) (consult factory for testing to					
this requirement)					
Input to Chassis & Signals	V	1500			V_{AC}
Input to Output		3000			V _{AC}

² See the derating guidelines under the Environmental Specifications section

³ Fan disable , 5V output at 0 load.

⁴Internal protection circuits may override the PG signal and may trigger an immediate shutdown. PG should not indicate normal (HI) until the main output is within regulation. PG should be asserted if the main output is about to shut down for any detectible reason.



Electrical Specifications (continued)

Parameter Symbol Min Typ Max Unit Output Power ^s (a) low line input 100 – 120V _{AC} , Vo > 55V _{DC} W 1500 3500 Woc Factory set default set point 23 Voc Voc Voc 1-1 +1 +1 +1 +2 +2 -2 +2 -2 +2 -2 +2 -2 -2 +2 -2	MAIN OUTPU	JT					
⊕ high line input 200 – 240V _{Ac} 6, Vo > 55V _{DC} W 3500 Woc Factory set default set point 23 V _{DC} Overall regulation (load, temperature, aging) 0 - 45°C LOAD > 2.5A V _{OUT} -1 +1 +2 Output Voltage Set Range 23 65 V _{DC} Response to a ΔV ≤ 10V V _{Prog} change command Response to a ΔV ≤ 10V V _{Prog} i²c instruction T 250 350 ms Output Current - ⊕ 1500W (100 – 120V _{ac}), 61V ⊕ 350W (200 – 240V _{ac}), 61V Iout 1 24.6 A _{DC} Current Share (> 50% FL) V₀ > 30 to 65 V _{DC} -5 5 5 %FL Output Ripple (20MHz bandwidth, load > 1A) RMS (5Hz to 20MHz) V _{OUT} 200 mV _{rms} mV _{P.p} External Bulk Load Capacitance C _{OUT} 0 5,000 µF Turn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay Rise Time – PMBus mode Rise Time – RS-485 mode? T 100 5 s Output Overshoot V _{OUT} 2 % Oad Step Response (Iostant > 2.5A) ΔIβ Iour 2 % AV, Response Time Powr Iimit, high line (at 65V _{DC}) Powr Ison W	Parameter		Symbol	Min	Тур	Max	Unit
(a) high line input 200 – 240Vac°, Vo > 55Voc 3500 3500 Factory set default set point 23 Voc Overall regulation (load, temperature, aging) 0 - 45°C LOAD > 2.5A -1 +1 % Output Voltage Set Range 23 65 Voc Response to a ΔV ≤ 10V V _{prog} i²c instruction T 250 350 ms Output Current - (a) 1500W (100 – 120Vac), 61V I out 1 24.6 Aoc Current Share (> 50% FL) Vo > 30 to 65 Voc -5 5 5 %FL Output Ripple (20MHz bandwidth, load > 1A) Vout 200 mV _{rms} power limit, black bandwidth, load > 1A) mV _{out} power limit and black bandwidth, load > 1A) Nout 500 mV _{pp} power limit, high line (at 65Voc) yout 5 5 96 mV _{pp} power limit, high line (at 65Voc) yout 200 mV _{rms} power limit, high line (at 65Voc) yout 200 yout yout yout 200 yout yout 200 yout yout <t< td=""><td>Output Power</td><td>$^{-5}$ @ low line input 100 – 120V_{AC}, V_{O} > 55V_{DC}</td><td>14/</td><td>1500</td><td></td><td></td><td>14/</td></t<>	Output Power	$^{-5}$ @ low line input 100 – 120 V_{AC} , V_{O} > 55 V_{DC}	14/	1500			14/
Deverall regulation (load, temperature, aging) 0 - 45°C LOAD	@ high line	e input 200 – 240V _{AC} 6 , V _O > 55V _{DC}	VV	3500			VVDC
Vout -2 +2 %	Factory set de	fault set point			23		V_{DC}
2.5A Vout -2 +2 +2 +2 +2 +2 +2 +2 +2 +2	Overall regula	tion (load, temperature, aging) 0 - 45°C LOAD		-1		+1	
Response to a ΔV ≤ 10V V _{prog} change command Response to a ΔV ≤ 10V V _{prog} i²c instruction T 250 350 70 ms Output Current -@ 1500W (100 – 120V _{ac}), 61V @ 3500W (200 – 240V _{Ac}), 61V Iout 1 24.6 57.4 A _{DC} Current Share (> 50% FL) V _o > 30 to 65 V _{DC} -5 5 %FL Output Ripple (20MHz bandwidth, load > 1A) RMS (5Hz to 20MHz) Peak-to-Peak (5Hz to 20MHz) VouT 200 mV _{rms} 700 mV _{rms} 700 mV _{rms} 700 mV _{p-p} 200 mV _{rms} 700 mV _{p-p} mV _{rms} 700 mV _{p-p} External Bulk Load Capacitance Cout 0 5,000 µF 5 s s ms Furn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay Rise Time – PMBus mode Rise Time – PMBus mode Rise Time - RS-485 mode? T 5 s s ms Output Overshoot AV, Qutput Overshoot AV, Response (I _{OSTART} > 2.5A) Al ⁸ AV, Response Time Iour V _{OUT} 2.0 V _{OC} 700 ms 50 %FL 700 ms Output Characteristic Pour 3500 MV W	> 2.5A	(,,,	V _{OUT}	-2		+2	%
Response to a ΔV ≤ 10V V _{prog} i²c instruction I 50 70 ms Output Current -@ 1500W (100 – 120V _{ac}), 61V @ 3500W (200 – 240V _{Ac}), 61V Iout 1 24.6 57.4 Apc Current Share (> 50% FL) V₀ > 30 to 65 V₀c -5 5 %FL Output Ripple (20MHz bandwidth, load > 1A) RMS (5Hz to 20MHz) Peak-to-Peak (5Hz to 20MHz) Vout 200 mV _{rms} 700 mV _{rms} 700 mV _{pp} 700 mV _{pp} 700 p External Bulk Load Capacitance Cout 0 5,000 μF Furn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay Rise Time – PMBus mode Rise Time – PMBus mode Rise Time – PMBus mode Rise Time – PMBus mode Rise Time – PMBus mode Vout T 5 s Output Overshoot Vout 2 % Load Step Response (I _{OSTART} > 2.5A) ΔI [®] ΔV, Response Time Iout T 20 V _{vo} T Output Characteristic Power limit, high line (at 65V _{DC}) Pout 3500 W				23		65	V_{DC}
Current Share (> 50% FL) Vo > 30 to 65 V _{DC} 1	•		Т				ms
Current Share (> 50% FL) Vo > 30 to 65 VDc -5 5 %FL Output Ripple (20MHz bandwidth, load > 1A) RMS (5Hz to 20MHz) Peak-to-Peak (5Hz to 20MHz) Vout 200 mVrms mVp-p External Bulk Load Capacitance Cout 0 5,000 μF Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C) Delay Rise Time – PMBus mode Rise Time – RS-485 mode? T 5 s Output Overshoot Vout 2 % Load Step Response (Iostafit > 2.5A) Iout 50 %FL ΔV, Response Time Iout 2 0 Voc Output Characteristic Low line Pout 1500 W	Output Currer	nt -@ 1500W (100 – 120V _{ac}), 61V	_	1		24.6	^
Output Ripple (20MHz bandwidth, load > 1A) Vout 200 mV _{rms} RMS (5Hz to 20MHz) Vout 200 mV _{rms} Peak-to-Peak (5Hz to 20MHz) Soo mV _{P-P} External Bulk Load Capacitance Cout 0 5,000 µF Furn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay 5 s Rise Time – PMBus mode T 100 s Rise Time - RS-485 mode ⁷ Vout 2 % Output Overshoot Vout 2 % Load Step Response (I _{lostart} > 2.5A) Iout 50 %FL AV, Vout 2.0 V _{DC} Response Time T 2 ms Power limit, high line (at 65V _{DC}) Pout 3500 W Output Characteristic Low line Pout 1500 W	@ 3500W (200 – 240V _{AC}), 61V	lOut	1		57.4	ADC
RMS (5Hz to 20MHz) Vout 200 mV _{rms} mV _{P-P} External Bulk Load Capacitance Cout 0 5,000 µF Furn-On (monotonic turn-ON from 30 − 100% of V _{nom} above 5°C) Delay Rise Time − PMBus mode Rise Time − RS-485 mode? T 5 ms Output Overshoot Vout 2 % Load Step Response (Iostart > 2.5A) Iout 50 %FL ΔV, Response Time Power limit, high line (at 65V _{DC}) Pout 3500 W Output Characteristic Low line Pout 1500 W	Current Share	($> 50\%$ FL) $V_O > 30$ to $65 V_{DC}$		-5		5	%FL
Peak-to-Peak (5Hz to 20MHz) 500 mV _{p-p} External Bulk Load Capacitance C _{OUT} 0 5,000 μF Turn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay Rise Time – PMBus mode Rise Time – RS-485 mode? T 5 s Output Overshoot Vout 2 % Load Step Response (I _{OSTART} > 2.5A) Iout 50 %FL ΔV, Response Time Vout 2.0 V _{DC} Output Characteristic Power limit, high line (at 65V _{DC}) Pout 3500 W	Output Ripple	e (20MHz bandwidth, load > 1A)					
External Bulk Load Capacitance Cout Cou			V_{OUT}				
Turn-On (monotonic turn-ON from 30 – 100% of V _{nom} above 5°C) Delay Rise Time – PMBus mode Rise Time - RS-485 mode ⁷ Output Overshoot Coad Step Response (I _{OSTART} > 2.5A) AI ⁸ AV, Response Time Power limit , high line (at 65V _{DC}) Output Characteristic Pour 1500 Four 1500 S S S MS S S MS S S MS S S							_
5°C) Delay Rise Time – PMBus mode Rise Time - RS-485 mode ⁷ T 5 100 s Output Overshoot Vout 2 % Load Step Response (Io,START > 2.5A) Iout 2 % ΔI ⁸ Iout 2.0 Voc AV, Response Time T 2 ms Power limit, high line (at 65Vpc) Pout 3500 W Output Characteristic Low line Pout 1500 W	External Bulk	Load Capacitance	Соит	0		5,000	μF
Rise Time - PMBus mode T 100 S S S S S S S S S	•	notonic turn-ON from 30 – 100% of V _{nom} above			5		S
Output Overshoot Vout 2 % Load Step Response (IoSTART > 2.5A) IouT 50 %FL ΔV, Vout 2.0 Voc Response Time T 2 ms Power limit, high line (at 65Vpc) Pout 3500 W Output Characteristic Low line Pout 1500 W			Т				ms
ΔIB ΔIB ΔV, Response Time Iout Vout T 2.0 2.0 Vbc ms AV Power limit, high line (at 65Vpc) Pout 3500 W Output Characteristic Low line Pout 1500 W					100		_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Ove	ershoot	V _{OUT}			2	%
ΔV, Vout T 2.0 Voc ms Response Time T 2 ms Power limit , high line (at 65Vpc) Pout 3500 W Output Characteristic Low line Pout 1500 W		se (I _{O,START} > 2.5A)					
Response Time T 2 ms Power limit , high line (at 65V _{DC}) Pout 3500 W Output Characteristic Low line Pout 1500 W						50	
Power limit , high line (at 65V _{DC}) Pout 3500 W Output Characteristic Low line Pout 1500 W	•	•					
Output Low line Pout 1500 W	Response IIM			7500			
Characteristic Edwinie Four Isoc W	Output						
							VV

 $^{^{5}}$ Output power capability is either 3500W or 1500W depending on high or low line operation. High line operation is shown above.

⁶ Input line range: 90 – 264 VRMS (±10%)


 $^{^{7}}$ Below -20°C, the rise time is approximately 5 minutes to protect the bulk capacitors. RS485 mode walk-in can be disabled.

 $^{^{8}}$ di/dt (output current slew rate) 1A/ μ s.

⁹ Overload shutdown is delayed for 3 seconds to allow the equipment to reduce utilized power. Increase in fan speed is also delayed 500ms.



Electrical Specifications (continued)



MAIN OUTPUT					
Parameter	Symbol	Min	Тур	Max	Unit
Overvoltage - 200ms delayed shutdown	V _{OUT}	> 70		< 67	V_{DC}
	Three resta minute win			ented withi shutdown.	nal
Over-temperature warning (prior to commencement of shutdown)	т		5 20		
Shutdown (below the max device rating being protected)	'				°C
Restart attempt Hysteresis (below shutdown level)			10		
Isolation Output to Chassis (standard)	V	1500			V_{DC}

5V _{DC} Auxiliary output					
Parameter	Symbol	Min	Тур	Max	Unit
Output Voltage Setpoint	V_{OUT}		5		V_{DC}
Overall Regulation		-3		+3	%
Output Current		0.005		2	А
Ripple and Noise (20mHz bandwidth)			50	100	mV _{p-p}
Over-voltage Clamp				7	V_{DC}
Over-current Limit		110		175	%FL

The $5V_{DC}$ should be ON before availability of the $65V_{DC}$ main output and should turn OFF only if insufficient input voltage exists to provide reliable $5V_{DC}$ power. The PG# signal should have indicated a warning that power would get turned OFF and the $65V_{DC}$ main output should be OFF way before interruption of the $5V_{DC}$ output.



General Specifications

Parameter	Min	Тур	Max	Units	Notes			
Reliability		450,000		Hours	Full load, 25°C; MTBF per SR232 Reliability protection for electronic equipment, issue 2, method I, case III,			
Service Life		10		Years	Full load , excluding fans			
Unpacked Weight		2.18/4.8		Kg/Lbs				
Packed Weight		2.45/5.4		Kg/Lbs				
Heat Dissipation	190 Wa	0 Watts or 648 BTUs @ 80% load, 250 Watts or 853 BTUs @ 100% load						

Signal Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. Signals are referenced to Logic_GRD unless noted otherwise. Fault, PG#, OTW, and Alert need to be pulled HI through external pull-up resistors

Parameter	Symbol	Min	Тур	Max	Unit
ON/OFF Main output OFF	V _{OUT}	$0.7V_{DD}$	_	5	V_{DC}
65V output ON (should be connected to LGND)	Vout	0	_	0.5	V _{DC}
Margining (through adjusting Vprog)		23		65	V_{DC}
Volage control range	V _{Control}	0		3.3	V_{DC}
Programmed output voltage range(0.1V to 3.0V in 255 steps)	V_{OUT}	23		65	V_{DC}
Voltage adjustment resolution (8-bit A/D)	$V_{control}$		165		mV_{DC}
Output configured to default output (factory set default output is 23V)	$V_{control}$	3.0		3. 3	V_{DC}
Output set to 23V _{DC}	V _{control}	0		0.1	V_{DC}
Interlock	[short pin	shorted to	V _{OUT} (-)	on syste	em side]
Module Present	[short pin	to LGND i	nternall	у]	
Power Good (PG) Logic HI (temperature normal)	V	$0.7V_{\text{DD}}$	_	12	V_{DC}
Sink current [note: open collector output FET]	1	_	_	5	mA
Logic LO (temperature is too high)	V	0		0.4	V_{DC}
Protocol select Logic HI - Analog/PMBus™ mode	VIH	2.7		3.5	V_{DC}
Logic – intermediate – RS485 mode	VII	1.0		2.65	V_{DC}
Logic LO – DSP reprogram mode	V_{IL}	0		0.4	V_{DC}
Fault# Logic HI (No fault is present)	V	$0.7V_{DD}$	_	12	V_{DC}
Sink current	1	_		5	mΑ
Logic LO (Fault is present)	V	0		0.4	V_{DC}
Alert# Logic HI (No Alert - normal)	V	$0.7V_{DD}$	_	12	V_{DC}
Sink current [note: open collector output FET]	I	_	_	5	mΑ
Logic LO (Alert# is set)	V	0		0.4	V_{DC}
SCL, SDA Logic HI	V	2.1	_	12	V_{DC}
Sink current [note: open collector output FET]	I	_	_	5	mΑ
Logic LO (Alert# is set)	V	0	_	0.4	V_{DC}



Digital Interface Specifications

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics ¹⁰						
Input Logic High Voltage (CLK, DATA)		V	2.1		12	V _{DC}
Input Logic Low Voltage (CLK, DATA)		V	0		0.8	V_{DC}
Input high sourced current (CLK, DATA)		I	0		10	μA
Output Low sink Voltage (CLK, DATA, ALERT#)	I _{OUT} =3.5mA	V			0.4	V_{DC}
Output Low sink current (CLK, DATA, ALERT#)		I	3.5			mA
Output High open drain leakage current (CLK,DATA,ALERT#)	V _{OUT} =3.6V	1	0		10	μΑ
PMBus Operating frequency range	Slave Mode	FPMB	10		400	kHz
Measurement System Characteristics						
Clock stretching		$T_{stretch}$			25	ms
I _{OUT} measurement range		I_{rng}	0		80	A _{DC}
Leve moasurement accuracy 25°C	> 12.8A	1	-1		+1	% of FL
louт measurement accuracy 25°С	< 12.8A	lout(acc)	5		5	%
I _{OUT} measurement accuracy 0 - 40°C ¹¹	> 12.8A	lout(acc)	-2		+2	% of FL
V _{OUT} measurement range		V _{out(rng)}	0		140	V _{DC}
V _{out} measurement accuracy ¹²		V _{out(acc)}	-1		+1	%
Temp measurement range		Temp _(rng)	0		150	°C
Temp measurement accuracy ¹³		Temp _(acc)	-4		+4	°C
V _{IN} measurement range		V _{in(rng)}	0		320	V _{AC}
V _{IN} measurement accuracy @ 25°C	V _{IN} > 120V _{AC} V _{IN} < 120V _{AC}	Vin(acc)	-1.25 -2		+1.25 2	%
I _{IN} measurement range		I _{in(rng)}	0		30	I _{AC}
I _{IN} measurement accuracy -			,		,	
measurement @ 25°C		I _{in(acc)}	-4		+4	% of FL
P _{IN} measurement range		P _{in(rng)}	0		4000	Win
P _{IN} measurement accuracy –	> 350W		-5		+5	%
measurement @ 25°C	< 350W	P _{in(acc)}		35	50	W
Fan Speed measurement range			0		30k	RPM
Fan Speed measurement accuracy			-10		10	%
Fan Speed control range			0		100	%

 $^{^{10}}$ Clock, Data, and Alert# need to be pulled up to $V_{\text{\tiny DD}}$ externally.

 $^{^{11}}$ Below 20% of FL; 10 – 20% of FL: ± 0.64 A; 5 – 10% of FL: ± 0.45 A; 2.5 – 5% of FL: ± 0.32 A.

¹² Above 2.5A of load current

 $^{^{\}rm 13}$ Within 30° of the default warning and fault levels.



Environmental Specifications

Parameter	Min	Тур	Max	Units	Notes
Ambient Temperature	-40 ¹⁴		55	°C	Air inlet from sea level to 5,000 meters
Exhaust Air Temperature			15	°C	Maximum allowed internal temperature rise
Storage Temperature	-40		85	°C	
Operating Altitude			5000/16,40 0	m/ft	Above sea level
Non-operating Altitude			8200/26900	m/ft	Above sea level
Power Derating with Altitude			2.0	%/305m	Above 1524/5000 m/ft:
			4.0	%/1000ft	Above 5000m de-rate 4% per 305m (1000ft)
Power Derating with Temprature			2.0	%/°C	55°C to 75° C
Acoustic noise		55		dbA	Full load
Over Temperature Protection		125/110		°C	Shutdown / restart [internally measured points]
Humidity					
Operating	5		95	%	Relative humidity, non-condensing
Storage	5		95	%	
Shock and Vibration acceleration			2.4	Grms	IPC-9592B, Class II

ЕМС				
Parameter	Measurement	Standard	Level	Test
AC input ¹⁵	Conducted emissions	EN55032, FCC Docket 20780 part 15, subpart J EN61000-3-2 Meets EN 55032 Class A with a 6dB MarginMeets Telcordia GR1089-CORE	А	0.15 – 30MHz 0-2 kHz
	Radiated emissions	EN55032 to comply with system	А	30 – 10000MHz
Parameter	Measurement	Standard	Criteria ¹⁶	Test
			В	-30%, 10ms
		EN61000-4-11	В	-60%, 100ms
	Line sags		В	-100%, 5sec
AC Input	and Interruptions	Output will stay above 55V _{DC} @ 75%	В	25% line sag for 2 seconds
Immunity		Sag must be higher than 80V _{rms} .		1 cycle interruption
		EN61000-4-5, Level 4, 1.2/50µs – error	Α	4kV, common mode
	Lightning surge	free	Α	2kV, differential mode
		ANSI C62.41 - level A3	В	6kV, common & differential
	Fast transients	EN61000-4-4, Level 3	В	5/50ns, 2kV (common mode)
	Conducted RF fields	EN61000-4-6, Level 3	А	130dBµV, 0.15-80MHz, 80% AM
Enclosure	Radiated RF fields	EN61000-4-3, Level 3	А	10V/m, 80-1000MHz, 80% AM
immunity		ENV 50140	А	
	ESD	EN61000-4-2, Level 4	В	8kV contact, 15kV air

¹⁴ Designed to start and work at an ambient as low as -40°C, but may not meet operational limits until above -5°C. This could impact output voltage ripple, hold – up, and start-up into high loads.

¹⁵ Emissions requirements can be verified using a OmniOn 19" shelf. In standalone use, the additional margin is not required.

¹⁶ Criteria A: The product must maintain performance within specification limits. Criteria B: Temporary degradation which is self recoverable. Criteria C: Temporary degradation which requires operator intervention.



Characteristic Curves

The following figures provide typical characteristics for the CP3500AC65TEZ at 25°C.




Figure 1. Power Supply Efficiency versus Output Current.




Figure 3. Main output: Output changed from 23V to 65V; commanded via I²C.




Figure 5. $65V_{DC}$ output ripple and noise, full load, V_{IN} = $185V_{AC}$, 20MHz bandwidth




Figure 2.Power Factor versus Output Current




Figure 4. Main output: Output changed from 65V to 23V; commanded via I²C




Figure 6. $5V_{DC}$ output ripple and noise, all full load, V_{IN} = $185V_{AC}$, 20MHz bandwidth



LeCroy

Technical Specifications (Continued)

Characteristic Curves (continued)

The following figures provide typical characteristics for the CP3500AC65TEZ at 25°C.




Figure 7. Transient response $65V_{DC}$ load step 10 - 60%, Slew rate: $1A/\mu$ s, $V_{IN} = 230V_{AC}$





Figure 8. Transient response $65IV_{DC}$ load step 10 - 60%, Slew rate: $1A/\mu s$, $V_{IN} = 230V_{AC}$



TIME, t (200ms/div)


No (Vilov/div)

| 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 |

TIME, t (50ms/div)

Figure 9. 65V $_{DC}$ soft start delay when ON/OFF is asserted, $V_{IN}\!=\!230V_{AC}$ - $\,^{12}C$ mode.

Figure 10. $65V_{DC}$ soft start, full load, $V_{IN} = 230V_{AC} - RS485$ mode with $4700\mu f$ external capacitance.



TIME, t (20ms/div)

V_{PC}(V)(10V/Div)

V_{PC}(V)(10V/

TIME , t (5ms/div)

Figure 11. Ride through missing $\frac{1}{2}$ cycle, full load, V_{IN} = 230 V_{AC} .

Figure 12 . PG# alarmed 10ms prior to V_o < 30V, V_{IN} = 230V_{AC}, Output at Full load



Characteristic Curves (continued)

The following figures provide typical characteristics for the CP3500AC65TE power supply at 25°C.




Figure 13. 40ms AC dropout @ full load,

V_{IN} = 230V_{AC}




Figure 15. Turn-OFF at full load, V_{IN} =230 V_{AC}




Figure 17. Time delay from sending the I²C command

Time, (50 ms/div)

and executing the output voltage change.




Figure 14. Turn-ON at full load V_{IN} = 230 V_{AC} .




Figure 16. $65V_{DC}$ turn-OFF delay when ON/OFF is di-asserted, V_{IN} =230 V_{AC} - I^2C mode.




Figure 18. Output power derating below $V_{\text{\scriptsize IN}}$ of 185V $_{\text{\scriptsize AC}}$



Characteristic Curves (continued)




Figure 19 . Time delay from interlock reverse and output shut down. interlock signal can be used as quick turn off signal.


CP3500AC65TEZ_DS



Timing Diagrams

Response to input fluctuation

Here is the timing diagram for the power supply.



 Π – ride through time – 0.5 to 1 cycles [10 - 20ms] V_{OUT} remains within regulation – load dependent

T2 – hold up time - 15ms – V_{OUT} stays above $40V_{DC}$

T3 – delay time – 10s – from when the AC returns within regulation to when the output starts rising in I2C mode

T4 – rise time - 120ms – the time it takes for V_{OUT} to rise from 10% to 90% of regulation in I^2C mode

T5 - power good warning - 3ms - the time between assertion of the PG signal and the output decaying below 40V_{DC}.

T6 - hold up time of the 5VAUX output @ full load - 1s - from the time AC input failed

T7 – rise time of the 5VAUX output - 3.65ms – 5VAUX is available at least 450ms before the main output is within regulation Blinking of the input/AC LED – V_{IN} < $80V_{\text{AC}}$ (the low transitioned signal represents blinking of the input LED.



Control and Status

The Power supply provides three means for monitor/control: analog, PMBus™, or the OmniOn Galaxy-based RS485 protocol.

Details of analog control and the PMBusTM based protocol are provided in this data sheet. OmniOn will provide separate application notes on the Galaxy RS485 based protocol for users to interface to the power supply. Contact your local OmniOn representative for details.

Control hierarchy: Some features, such as output voltage, can be controlled both through hardware and firmware. For example, the output voltage is controlled both by a signal pin (V_{prog}) and firmware (V_{out_command}, 0x21).

Using output voltage as an example, the V_{prog} signal pin voltage level sets the output voltage if its value is between $0.1V_{dc}$ and $3V_{DC}$. (see the V_{prog} section). When the programming signal V_{prog} is a no connect, the output voltage is set at the default value of $23V_{DC}$. When the programming signal is between 0V and 0.1V, the output will be $23V_{dc}$.

The signal pin controls the feature it is configuring until a firmware command is executed. However, once the firmware command has been executed, the signal pin is ignored. In the above example, the power supply will no longer 'listen' to the V_{prog} pin if the Vout_command has been executed.

In summary, hardware signals such as V_{prog} are utilized for setting the initial default value and for varying the value until firmware based control takes over. Once firmware control is executed, hardware based control is relinquished so the processor can clearly decide who has control.

Analog controls: Details of analog controls are provided in this data sheet under Feature Specifications.

Signal Reference: Unless otherwise noted, all signals are referenced to Logic_GRD. See the Signal Definitions Table at the end of this document for further description of all the signals.

Logic_GRD is isolated from the main output of the power supply for PMBus communications. Communications and the 5V standby output are not connected to main power return ($V_{out}(-)$) and can be tied to the system digital ground point selected by the user.. (Note that RS485 communications is referenced

to Logic_Gnd because the output voltage can exceed the SELV limit).

Logic_GRD is capacitively coupled to Frame_GRD inside the power supply. The maximum voltage differential between Logic_GRD and Frame_GRD should be less than 100V_{DC}.

Delayed overcurrent shutdown during startup: This power supply is programmed to stay in a constant current state for up to 20 seconds during power up. This delay has been introduced to permit the orderly application of input power to a subset of paralleled front-ends during power up. If the overload persists beyond the 20 second delay, the front-end will revert to its programmed state of overload protection.

Unit in Power Limit or in Current Limit: When output voltage is $> 30V_{DC}$ the Output LED will continue blinking.

When output voltage is $< 23V_{DC}$, if the unit is in the RESTART mode, it goes into hiccup. When the unit is ON the output LED is ON, when the unit is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

The power supply will delay overcurrent shutdown for 3 seconds to allow the user equipment to shed load. Voltages below 5V_{dc} are considered a deep overload/short circuit that will cause an immediate shutdown.

Auto restart: Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the **PMBus™** fault_response commands

An overvoltage shutdown is followed by three attempted restarts, each restart delayed I second, within a I minute window. If within the I minute window three attempted restarts failed, the unit will latch OFF. If within the I minute less than 3 shutdowns occurred then the count for latch OFF resets and the I minute window starts all over again.

Restart after a latchoff: PMBus™ fault_response commands can be configured to direct the power supply to remain latched off for over_temperature and over_current.

To restart after a latch off either of five restart mechanisms are available.



Control and Status (continued)

- The hardware pin **ON/OFF** may be cycled OFF and then ON.
- The unit may be commanded to restart via i²c through the Operation command by cycling the output OFF followed by ON.
- 3. Remove and reinsert the unit.
- 4. Turn OFF and then turn ON AC power to the unit.
- 5. Changing firmware from latch off to restart.

Each of these commands must keep the power supply in the OFF state for at least 2 seconds, with the exception of changing to **restart**.

A successful restart shall clear all alarm registers, set the **restarted successful** bit of the **Status_2** register.

A power system that is comprised of a number of Power supplies could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual Power supplies. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by; Issuing a GLOBAL OFF and then ON command to all power supplies,

or Toggling Off and then ON the ON/OFF (ENABLE) signal or Removing and reapplying input power to the entire system.

The power supplies should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual power supplies.

Control Signals

Protocol: This: This signal pin defines the communications mode setting of the power supply. Two different states can be configured. State #1 is the I^2C application in which case the protocol pin should be left a no-connect. State #2 is the RS485 mode application in which case a resistor value between $Ik\Omega$ and $5k\Omega$ should be present between this pin and V_{out} (-).

Device address in I²C mode: Address bits A3, A2, A1, A0 set the specific address of the μ P in the power supply. With these four bits, up to sixteen (16) power supplies can be independently addressed on a single I²C bus. These four bits are configured by two signal

pins, Unit_ID and Rack_ID. The least significant bit x (LSB) of the address byte is set to either **write [0]** or **read [1].** A write command instructs the power supply. A **read** command accesses information from the power supply.

Device	Address	Address Bit Assignments (Most to Least Significant)									
		7	6	5	4	3	2	1	0		
μP	40 – 4F	1	0	0	A3	A2	Αl	A0	R/W		
Broadcast	00	0	0	0	0	0	0	0	0		
		MSB							LSB		

Unit_ID: Up to 10 different units are selectable

A voltage divider between 3.3V and Logic_GRD configures Unit_ID. Internally a 10kΩ resistor is pulled up to 3.3V _{DC} . A pull down resistor Rs needs to be connected betweenpin Unit_ID and Logic_GRD.	Rs	Inside power supply 3.3V _{dc} 10k Unit_ID	
--	----	--	--

Unit_ID	Voltage level	RS (± 0.1%)			
Invalid	3.30				
1	3.00	100k			
2	2.67	45.3k			
3	2.34	24.9k			
4	2.01	15.4k			
5	1.68	10.5k			
6	1.35	7.15k			
7	1.02	4.99k			
8	0.69	2.49k			
9	0.36	1.27k			
10	0	0			

 $\mbox{Unit_ID:}\ \mbox{Up to 8 different units are selectable}$

A voltage divider between5V _{DC} and Logic_GRD configures Rack_ID . The 10k-20kΩ	Inside power supply 5V _{dc} 10k
divider sets the initial	Rack_ID
voltage level to 3.3V _{DC} . A switch between each RS value changes the	Rs 20k
Rack_ID level according tothe table below.	Logic_GRD



Control Signals (continued)

Rack_ID	Voltage level	RS (± 0.1%)		
1	3.3	open		
2	2.8	35.2k		
3	2.3	15k		
4	1.8	8k		
5	1.4	4.99k		
6	1	2.87k		
7	0.5	1.27k		
8	0	0		

Configuration of the A3 – A0 bits: The power supply will determine the configured address based on the Unit_ID and Rack_ID voltage levels as follows (the order is A3 – A0):

				Unit_ID		
		1	2	3	4	5
	-	0000	0001	0010	0011	
	2	0100	0101	0110	0111	
	3	1000	1001	1010	1011	
Rack_ID	4	1100	1101	1110	11111	
Ruck_ID	5					
	6	0000	0001	0010	0011	0100
	7	0101	0110	0111	1000	1001
	8	1010	1011	1100	1101	1110

Unit X Rack: 4 X 4 and 5

				Unit_ID		
		6	7	8	9	10
	1	0000	0001			
	2	0010	0011			
	3	0100	0101			
Rack_ID	4	0110	0111	0000	0001	0010
Itack_ID	5	1000	1001	0011	0100	0101
	6	1010	1011	0110	0111	1000
	7	1100	1101	1001	1010	1011
	8	1110	1111	1100	1101	1110

Unit X Rack: 2 X 8 and 3

Address detection: The **Slot_ID** pin must be shorted to $V_{out}(-)$ in order to deliver output power. This connection provides a second interlock feature. (In RS485 mode the slot_ID resistance to $V_{out}(-)$ is sufficient to sense the interlock feature).

Device address in RS485 mode: The address in RS485 mode is divided into three components; Bay_ID, Slot_ID and Shelf_ID

Bay_ID: The Unit_ID definition in I²C mode becomes the bay id in RS485 mode.

Slot_ID: Up to 10 different Power supplies could be positioned across a 19" shelf if the Power supplies are located vertically within the shelf. The resistor below needs to be placed between Slot_ID and V_{out} (-). Internal pull-up to 3.3V is $10k\Omega$.

	Resistor	Voltage
invalid	none	3.3V
1	100k	3V
2	45.3k	2.67V
3	24.9k	2.34V
4	15.4k	2.01V
5	10.5k	1.68V

Slot	Resistor	Voltage		
6	7.15k	1.35V		
7	4.99k	1.02V		
8	2.49k	0.69V		
9	1.27k	0.36V		
10	0	0		

Shelf_ID: When placed horizontally up to 10 shelves can be stacked on top of each other in a fully configured rack. The shelf will generate the precision voltage level tabulated below referenced to V_{out} (-).

Shelf	V_{MIN}	V_{NOM}	V_{MAX}
1	2.3	2.5	2.7
2	4.7	5.0	5.3
3	7.4	7.5	7.6
4	9.5	10.0	10.5
5	11.8	12.5	13.2
6	14.2	15.0	15.8
7	16.6	17.5	18.4
8	19	20.0	21
9	21.3	22.5	23.6
10	23.8	25.0	26.3

Global Broadcast: Instruct Power supplies to respond simultaneously .the GLOBAL BROADCAST command should only be executed as a write instruction. The power supply should issue an 'invalid command' state if a 'read' is attempted .

An output voltage change instruction should be executed in \leq 60ms for a Δ V of \leq 10V.


A 'system' output voltage change for paralleled Power supplies requires global broadcast. This command is also used to control the main output of a system. Unfortunately, this command is vulnerable to error. The ACK bit does not assure that all Power supplies responded. To be certain that each power supply responded to the global instruction, a READ instruction should be executed to each power supply to verify that the command properly executed.



Control Signals (continued)

Voltage programming (V_{prog}): Hardware voltage programming controls the output voltage until a software command to change the output voltage is executed. Once a software voltage programming command is executed, the software voltage instruction permanently overrides the hardware margin setting. The power supply no longer listens to the hardware margin setting until power to the controller is interrupted, for example if input power or bias power is recycled.

An analog voltage level varies the output voltage from 23 to $65V_{\rm dc}$. (See timing limits under signal specifications)



The V_{prog} pin voltage level, which is referenced to Logic_GRD, is configured by the user as shown in the graph above. It must be set in order for the power supply to know what its swtting should be.

Programming of the V_{prog} signal level can be accomplished either by a resistor divider or by a voltage source injecting a precision voltage level into the V_{prog} pin. Above $3V_{dc}$ the power supply sets the output to default output. Factory set default output is 23V. Below $0.1V_{dc}$, the power supply sets its output voltage to $23V_{dc}$. See the accompanying implementation of hot plug for further information on hot-plug performance.

When bias power powering the controller is recycled, the controller restarts into its default configuration, programmed to set the output as instructed by the V_{prog} pin. Again, subsequent software commanded instructions permanently override the margin setting. If the output voltage of the power supply is software controlled, the V_{prog} voltage level should be set to a safety level that power supplies inserted into a live bus (hot plug) should be powered into, until subsequent

software instructions tell the power supplies on the bus the desired output voltage setting. One such voltage level setting is $23V_{dc}$. The hot plugged power supply will produce $23V_{dc}$ until it is commanded by the controller to another setting.

Load share (I_{share}): This is a single wire analog signal that is generated and acted upon automatically by Power supplies connected in parallel. Ishare pins should be connected to each other for Power supplies, if active current share among the Power supplies is desired. No resistors or capacitors should get connected to this pin.

ON/OFF: Controls the main 65V_{DC} output when either analog control or PMBus protocols are selected, as configured by the Protocol pin. This pin must be pulled low to turn ON the power supply. The power supply will turn OFF if either the ON/OFF or the Interlock pin is released. This signal is referenced to Logic_GRD. Note that in RS485 mode this pin is ignored.

Interlock: This is a shorter pin utilized for hot-plug applications to ensure that the power supply turns **OFF** before the power pins are disengaged. It also ensures that the power supply turns **ON** only after the power pins have been engaged. Must be connected to V_OUT (-) for the power supply to be ON

Module Present: This signal is tied to Logic_GRD inside the power supply. It's intent is to provide a signal to the system that a power supply is physically present in the slot.

8V_INT: Single wire connection between power supplies. It provides bias to the DSP of an unpowered power supply.



Status signals

Power Good Warning (PG#): This signal is HI when the main output is being delivered and goes LO if the main output is about to decay below regulation. Note that should a catastrophic failure occur, the signal may not be fast enough to provide a meaningful warning. PG# also pulses at a 1ms duty cycle if the unit is in overload.

Fault#: A TTL compatible status signal representing whether a Fault occurred. This signal needs to be pulled HI externally through a resistor. This signal goes LO for any failure that requires Power supply replacement. These faults may be due to:

- Fan failure
- Over-temperature shutdown
- Over-voltage shutdown
- Internal Rectifier Fault

Over temp warning (OTW#): Omitted.

Serial Bus Communications

The I²C interface facilitates the monitoring and control of various operating parameters within the unit and transmits these on demand over an industry standard I²C Serial bus.

All signals are referenced to 'Logic_GRD'.

Pull-up resistors: The clock, data, and Alert# lines do not have any internal pull-up resistors inside the power supply. The customer is responsible for ensuring that the transmission impedance of the communications lines complies with I²C and SMBus standards.

Serial Clock (SCL): The clock pulses on this line are generated by the host that initiates communications across the I²C Serial bus. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current is in compliance to the I²C /SMBus specifications.

Serial Data (SDA): This line is a bi-directional data line. This signal needs to be pulled HI externally through a resistor as necessary to ensure that rise and fall time timing and the maximum sink current is in compliance to the I²C /SMBus specifications.

Digital Feature Descriptions

PMBus[™] compliance: The power supply is fully compliant to the Power Management Bus (PMBus[™]) revl.2 requirements. This Specification can be obtained from www.pmbus.org.

'Manufacturer Specific' commands are used to support additional instructions that are not in the PMBus TM specification.

All communication over the PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the power supply.

The Alert# response protocol (ARA) whereby the PMBus Master can inquire who activated the Alert# signal is also supported. This feature is described in more detail later on.

Non-volatile memory is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory. Only those specifically identified as capable of being stored can be saved. (see the Table of Commands for which command parameters can be saved to non-volatile storage).

Non-supported commands: Non-supported commands are flagged by setting the appropriate STATUS bit and issuing an Alert# to the 'host' controller.

If a non-supported read is requested the power supply will return 0x00h for data.

Data out-of-range: The power supply validates data settings and sets the data out-of-range bit and Alert# if the data is not within acceptable range.

Master/Slave: The 'host controller' is always the MASTER. Power supply are always SLAVES. SLAVES cannot initiate communications or toggle the Clock. SLAVES also must respond expeditiously at the command of the MASTER as required by the clock pulses generated by the MASTER.

Clock` stretching: The 'slave' µController inside the power supply may initiate clock stretching if it is busy and it desires to delay the initiation of any further communications. During the clock stretch the 'slave' may keep the clock LO until it is ready to receive further instructions from the host controller. The maximum clock stretch interval is 25ms.



Digital Feature Descriptions (continued)

The host controller needs to recognize this clock stretching, and refrain from issuing the next clock signal, until the clock line is released, or it needs to delay the next clock pulse beyond the clock stretch interval of the power supply. Note that clock stretching can only be performed after completion of transmission of the 9th ACK bit, the exception being the START command.




Figure 15 .Example waveforms showing clock stretching

I²C Bus Lock-Up detection: The device will abort any transaction and drop off the bus if it detects the bus being held low for more than 35ms.

Communications speed: Both 100kHz and 400kHz clock rates are supported. The Power supplies default to the 100kHz clock rate.

Packet Error Checking (PEC): The power supply will not respond to commands without the trailing PEC. The integrity of communications is compromised if packet error correction is not employed. There are many functional features, including turning OFF the main output, that require validation to ensure that the desired command is executed.

PEC is a CRC-8 error-checking byte, based on the polynomial $C(x) = x^8 + x^2 + x + 1$, in compliance with PMBusTM requirements. The calculation is based in all message bytes, including the originating write address and command bytes preceding read instructions. The PEC is appended to the message by the device that supplied the last byte.

Alert#: The power supply can issue Alert# driven from either its internal micro controller (μ C) or from the I²C bus master.

The μ C driven Alert# signal informs the 'master/host' controller that either a STATE or ALARM change has occurred.

Normally this signal is HI. The signal will change to its LO level if the power supply has changed states and

the signal will be latched LO until the power supply receives a 'clear_faults' instruction.

The signal will be triggered for any state change, including the following conditions;

- V_{IN} under or over voltage
- V_{out} under or over voltage
- lour over current
- Fan Failure
- Over Temperature warning or fault
- Communication error
- PEC error
- Invalid command
- Internal faults
- Alert# is asserted during power up to notify the master that a new power supply has been added to the bus.

The power supply will clear the Alert# signal (release the signal to its HI state) upon the following events:

- Receiving a CLEAR_FAULTS command
- Bias power to the processor is recycled

The power supply will re-assert the Alert line if the internal state of the power supply has changed, even if that information cannot be reported by the status registers until a clear_faults is issued by the host. If the Alert asserts, the host should respond by issuing a clear_faults to retire the alert line (this action also provides the ability to change the status registers). This action triggers another Alert assertion because the status registers changed states to report the latest state of the power supply. The host is now able to read the latest reported status register information and issue a clear_faults to retire the Alert signal.

Re-initialization: The I^2C code is programmed to re-initialize if no activity is detected on the bus for 5 seconds. Re-initialization is designed to guarantee that the I^2C μ Controller does not hang up the bus. Although this rate is longer than the timing requirements specified in the SMBus specification, it had to be extended in order to ensure that a re-initialization would not occur under normal transmission rates. During the few μ seconds required to accomplish re-initialization the I^2C μ Controller may not recognize a command sent to it. (i.e. a start condition).



Digital Feature Descriptions (continued)

Read back delay: The power supply issues the Alert# notification as soon as the first state change occurred. During an event a number of different states can be transitioned to before the final event occurs. If a read back is implemented rapidly by the host a successive Alert# could be triggered by the transitioning state of the power supply. In order to avoid successive Alert# s and read back and also to avoid reading a transitioning state, it is prudent to wait more than 2 seconds after the receipt of an Alert# before executing a read back. This delay will ensure that only the final state of the power supply is captured.

Successive read backs: Successive read backs to the power supply should not be attempted at intervals faster than every one second. This time interval is sufficient for the internal processors to update their data base so that successive reads provide fresh data.

One bus: This power supply has one i² c bus.

PMBusTM Commands

Standard instruction: Up to two bytes of data may follow an instruction depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1	8		1	8		1				
S	Slave address	Wr	Α	Command Code			Α			
	8	1		8	1	8	1	1		
	Low data byte	Α	High	data byte	Α	PEC	Α	Р		

Master to Slave Slave to Master

SMBUS annotations; S – Start , Wr – Write, Sr – re-Start, Rd – Read, A – Acknowledge, NA – not-acknowledged, P – Stop

Standard READ: Up to two bytes of data may follow a READ request depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

	1	7		7		7		1	1		8	;			1
Ç	5	S	Slave address		٧	۷r	Α	Со	ommand Code			A	7		
	1 7				1		1		8		1				
	Sr	,	Sla	Slave Address		Ro	k	Α	LSB		Α				
		8				1			8		1		1		
			MSB			Α		PEC		NA		Р			

Block communications: When writing or reading more than two bytes of data at a time BLOCK instructions for WRITE and READ commands are used instead of the Standard Instructions above to write or read any number of bytes greater than two.

Block write Format:

1		7			1	1		8				1	
S	SI	Slave address V			Vr	Α		Cor	n	mand	Cod	е	Α
		8			1	8	3	1 8				l	
	В	yte cour	t = l	7	Α	Dat	a 1	Α	С	ata 2		F	7
-													
		8	1		8		1		8	1		1	
			А			ta N		A PEC		Α		Р	

Block Read Format:

1		7		1		1		8			1	
S	Sla	ve addre	ss V	Vr	A	Δ	Со	mma	nd Co	de	Α	
	1		7				1	1				
	Sr	Slave	Add	dre	SS		Rd	Α				
		8		1			8	1	8	1		
	Ву	te count	= N	Α	1	Da	ata 1	Α	Data 2	2 A		
											_	
	8				8	8		1	8	1	1	
	Ī		Α		Dat	ta	Ν	Α	PEC	NA	Р	

Linear Data Format: The definition is identical to Part II of the PMBus Specification. All standard PMBus values, with the exception of output voltage related functions, are represented by the linear format described below. Output voltage functions are represented by a 16 bit mantissa. Output voltage has a E=-9 constant exponent.

The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent or scaling factor, its format is shown below.



PMBus[™] Commands (continued)

Data Byte High							D	ata	Ву	te l	_ow	,				
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Е	хро	ner	nt (l	Ξ)	Mantissa (M))							

The relationship between the Mantissa, Exponent, and Actual Value (V) is given by the following equation:

$$V = M * 2^{E}$$

Where: V is the value, M is the 11-bit, two's complement mantissa, E is the 5-bit, two's complement exponent

Standard features

Supported features that are not readable: The commands below are supported at the described setting but they cannot be read back through the command set .

Command	Comments
ON_OFF_CONFIG (0x02)	Both the CNTL pin, and the OPERATION command, enabling or disabling the output, are supported. Other options are not supported.
Capability (0x19)	400KHz, ALERT#
PMBus revision (0x98)	1.2

Status and Alarm registers: The registers are updated with the latest operational state of the power supply. For example, whether the output is ON or OFF is continuously updated with the latest state of the power supply. However, alarm information is maintained until a clear_faults command is received from the host. For example, the shutdown or OC_fault bits stay in their alarmed state until the host clears the registers.

A clear_faults clears all registers. If a fault still persists after the clear_faults is commanded, the register bit annunciating the fault is reset again.

PMBus[™] Commands set:

Command	Hex Code	Data Field	Memory Storage ¹⁷ / Default
Operation	0x01	1	Yes/80
Clear_Faults	0x03	-	
Write _Protect	0x10	1	Yes/00
Restore_default_all	0x12	-	
Restore_user_all	0x16	-	
Store_user_code	0x17	1	yes
Restore_user_code	0x18	1	
Vout_mode	0x20	1	
Vout_command	0x21	2	Yes/23
Vin_ON	0x35	2	
Vin_OFF	0x36	2	
Fan_config_1_2	0x3A	1	Yes/99
Fan_command_1	0x3B	2	
Vout_OV_fault_limit	0x40	2	Yes / 68
Vout_OV_fault_response	0x41	1	No/80
Vout_OV_warn_limit	0x42	2	Yes / 66
Vout_UV_warn_limit	0x43	2	Yes / 21
Vout_UV_fault_limit	0x44	2	Yes / 21
Vout_UV_fault_response	0x45	1	No/C0
lout_OC_fault_limit	0x46	2	Yes / 60

Command	Hex Code	Data Field	Memory Storage / Default
lout_OC_fault_limit	0x46	2	Yes / 60
lout_OC_fault_response818	0x47	1	Yes / F8
lout_OC_LV_fault_limit	0x48	2	Yes/ 21
lout_OC_warn_limit	0x4A	2	Yes / 59.4
OT_fault_limit	0x4F	2	Yes/ 115
OT_fault_response ¹⁹	0x50	1	Yes/C0
OT_warn_limit	0x51	2	Yes/ 110
Vin_OV_fault_limit	0x55	2	No/ 270
Vin_OV_fault_response	0x56	1	No/C0
Vin_OV_warn_limit	0x57	2	Yes / 265
Vin_UV_warn_limit ²⁰	0x58	2	Yes / 87.5
Vin_UV_fault_limit ²¹	0x59	2	No/80
Vin_UV_fault_response	0x5A	1	No/C0
Status_byte	0x78	1	
Status_word (+ byte)	0x79	1	
Status_Vout	0x7A	1	
Status_lout	0x7B	1	
Status_Input	0x7C	1	
Status_temperature	0x7D	1	
Status_CML	0x7E	1	_



PMBusTM Commands set: (continued)

	•		
Command	Hex Code	Data Field	Memory Storage / Default
Status_fans_1_2	0x81	1	
Read_V _{in}	0x88	2	
Read_I _{in}	0x89	2	
Read_V _{out}	0x8B	2	
Read_I _{out}	0x8C	2	
Read_temp_PFC	0x8D	2	
Read_temp_dc_pri	0x8E	2	
Read_temp_dc_sec	0x8F	2	
Read_fan_speed_1	0x90	2	
Read_fan_speed_2	0x91	2	
Read_Pin	0x97	2	
Mfr_ID	0x99	6	
Mfr_model	0x9A	16	
Mfr_revision	0x9B	8	
Mfr_serial	0x9E	16	
Status_summary	0xD0	12	
Status_unit	0xD1	2	
Status_alarm	0xD2	4	
Read_fan_speed	0xD3	7	
Read_input	0xD4	5	
Read_firmware_rev	0xD5	7	
Read_run_timer	0xD6	4	
EEPROM Record-	0xD9	≤32	V05
sectionA	פעעט		yes
Read_temp_exhaust	0xDA	2	
Read_temp_inlet	0xDB	2	

Command	Hex Code	Data Field	Memory Storage/ Default
Reserved for factory use	0XDC		
Reserved for factory use	0XDD		
Reserved for factory use	OXDE		
Test_Function	0xDF	1	
Upgrade commands			
Password	0xE0	4	
Target_list	0xE1	4	
Compatibility_code	0xE2	32	
Software_version	0xE3	7	
Memory_capability	0xE4	7	
Application_status	0xE5	1	
Boot_loader	0xE6	1	
Data_transfer	0xE7	≤32	
Product Ordering code	0xE8	11	
Upload_black_box	0xF0	≤32	
EEPROM Record - section B	0xF4	≤32	yes

¹⁷ Yes - indicates that the data can be changed by the user

Command set adjustment range

If a command is received for a value setting that is outside the range defined below, the module should not change the present setting. The module sets the invalid/unsupported data bit of the status_cml (0x7E) register.

	Hex	Default	Adjust	ment
Command	Code	HL (LL)	Low	High
Vout_command	0x21	23	23	65
Fan_command_1	0x3B	-	0	100
Vout_OV_fault_limit	0x40	68	30	68
Vout_OV_warn_limit	0x42	66	25	66
Vout_UV_warn_limit	0x43	21	21	65
Vout_UV_fault_limit	0x44	21	21	65
lout_OC_fault_limit	0x46	60	0	60
lout_OC_LV_fault_li mit	0x48	21	21	65
lout_OC_warn_limit	0x4A	59.4	0	59.4
OT_fault_limit	0x4F	115	0	150
OT_warn_limit	0x51	110	0	150
Vin_OV_fault_limit	0x55	270	90	270
Vin_OV_warn_limit	0x57	265	90	265
Vin_UV_warn_limit	0x58	87.5	87.5	265
Vin_UV_fault_limit	0x59	80	80	265

Command Descriptions

Operation (0x01): Turns the 65V output ON or OFF.
The default state is **ON** at power up. Only the following data bytes are supported:

FUNCTION	DATA BYTE
Unit ON	0x80
Unit OFF	0x00

To **RESET** the power supply using this command, command the power supply OFF, wait at least 2 seconds, and then command the power supply back ON. All alarms and shutdowns are cleared during a restart

Clear_faults (0x03): Clears Clears all STATUS and FAULT registers and resets the Alert# line. This command is always executable.

If a fault persists after the issuance of the clear_faults command, the specific registers indicating the fault first clears but then get set again to indicate that the unit is still in the fault state.

 $^{^{18}}$ Only latched (0xC0) or hiccup (0xF8) are supported

¹⁹ Only latched (0x80) or restart (0xC0) are supported

²⁰ Recovery set at 60V

²¹ Recovery set at 56V



Commands Description (continued)

WRITE_PROTECT register (0x10): Used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. All supported commands may have their parameters read, regardless of the write_protect settings. The contents of this register cannot be stored into non-volatile memory using the Store_user_code command. The default setting of this register is enable_all_writes, write_protect 0x00h. The write_protect command must always be accepted.

FUNCTION	DATA BYTE
Enable all writes	00
Disable all writes except write_protect	80
Disable all writes except write_protect	40

Restore_Default_All (0x12): Restores all operating register values and responses to the factory default parameters set in the power supply. The factory default cannot be changed.

Restore_default_code (0x14): Restore only a specific register parameter into the operating register section of the power supply.

Store_user_code (0x17): Changes the user default setting of a single register. In this fashion some protection is offered to ensure that only those registers that are desired to be changed are in fact changed.

Restore_user_code (0x18): Restores the user default setting of a single register.

Vout_mode (0x20): This is a 'read only' register. The upper three bits specify the supported data format, in this case Linear mode. The lower five bits specify the exponent of the data in two's complement binary format for output voltage related commands, such as Vout_command. These commands have a 16 bit mantissa. The exponent is fixed by the power supply and is returned by this command

Mode	Bits [7:5]	Bits [4:0] (Parameter)
Linear	000b	xxxxxb

Vout_Command (0x21): Used to dynamically change the output voltage of the power supply. This command can also be used to change the factory programmed default set point of the power supply by executing a store-user instruction that changes the user default firmware set point.

The default set point can be overridden by the V_{prog} signal pin which is designed to override the firmware based default setting during turn ON.

In parallel operation, changing the output voltage should be performed simultaneously to all rectifiers using the Global Address (Broadcast) feature. If only a single power supply is instructed to change its output, it may attempt to source all the required power which can cause either a power limit or shutdown condition.

Software programming of output voltage permanently overrides the set point voltage configured by the V_{prog} signal pin. The program no longer looks at the ' V_{prog} pin' and will not respond to any hardware voltage settings. If power is removed from the μ Controller it will reset itself into its default configuration looking at the V_{prog} signal for output voltage control. In many applications, the V_{prog} pin is used for setting initial conditions, if different that the factory setting. Software programming then takes over once I^2 C communications are established.

To properly hot-plug a power supply into a live backplane, the system generated voltage should match either the factory adjusted firmware level or the voltage level reconfigured by the V_{prog} pin. Otherwise, the voltage state of the plugged in power supply could be significantly different than the powered system.

Programmed voltage range: $23V_{DC} - 65V_{DC}$

A voltage programming example: The task: set the output voltage to $65.0V_{\text{DC}}$

This power supply supports the linear mode of conversion specified in the PMBusTM specification. The supported output voltage exponent is documented in the Vout_mode (0x20) command. The exponent for output voltage setting is 2^{-9} (see the PMBusTM specification for reading this command). Calculate the required voltage setting to be sent; 65 x 2^9 = 33280. Convert this decimal number into its hex equivalent: 8200 and send it across the bus LSB first and then MSB; E664 with the trailing PEC.

Vin_ON (0x35): This is a 'read only' register that informs the controller at what input voltage level the power supply turns ON. The default value is tabulated in the data section. The value is contingent on whether the power supply operates in the low_line or high_line mode.



Command Descriptions (continued)

Vin_OFF (0x36): This is a 'read only' register that informs the controller at what input voltage level the power supply turns OFF. The default value is tabulated in the data section. The value is contingent on whether the power supply operates in the low_line or high_line mode.

Fan_config_1_2 (0x3A): This command requires that the fan speed be commanded by duty cycle. Both fans must be commanded simultaneously. The tachometer pulses per revolution is not used. Default is duty cycle control.

Fan_command_1 (0x3B): This command instructs the power supply to increase the speed of both fans above what is internally required. The transmitted data byte represents the hex equivalent of duty cycle in percentage, i.e. 100% = 0 x 64h. The command can increase or decrease fan speed. An incorrect value will result in a 'data error'.

Sending 00h tells the power supply to revert back to its internal control.

Vout_OV_fault_limit (0x40): Sets the value at which the main output voltage will shut down. This level can be permanently changed and stored in non-volatile memory.

Vout_OV_fault_response (0x41): This is a 'read only' register. The only allowable state is a latched state after three retry attempts.

An overvoltage shutdown is followed by three attempted restarts, each successive restart delayed 1 second. If within a 1 minute window three attempted restarts failed, the unit will latch OFF. If less than 3 shutdowns occur within the 1 minute window then the count for latch OFF resets and the 1 minute window starts all over again. This performance cannot be changed.

Restart after a latched state: Either of four restart mechanisms is available;

- The hardware pin ON/OFF may be cycled OFF and then ON.
- The unit may be commanded to restart via i²c through the Operation command by first turning OFF then turning ON.
- The third way to restart is to remove and reinsert the unit
- The fourth way is to turn OFF and then turn ON ac power to the unit.

A successful restart clears all STATUS and ALARM registers.

A power system that is comprised of a number of Power supplies could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual Power supplies. Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then a GLOBAL ON command to all Power supplies
- Toggling Off and then ON the ON/OFF signal, if this signal is paralleled among the Power supplies.
- Removing and reapplying input commercial power to the entire system.

The Power supplies should be OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual Power supplies.

Vout_OV_warn_limit (0x42): Sets the value at which a warning will be issued that the output voltage is too high. Exceeding the warning value will set the Alert# signal.

Vout_UV_warn_limit (0x43): Sets the value at which a warning will be issued that the output voltage is too low. The default UV_warning limit is set at 41V_{dc}. Reduction below the warning value will set the Alert# signal.

Vout_UV_fault_limit (0x44): Sets the value at which the power supply will shut down if the output gets below this level when not in overload (see 0x48 for overload). The default UV_fault limit is set at 36V_{dc}. This register is masked if the UV is caused by interruption of the input voltage to the power supply.

Vout_UV_fault_response (0x45): Sets the response if the output voltage falls below the UV_fault_limit. The default UV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

lout_OC_fault_limit (0x46): Sets the value at which the power supply will shut down. The default OC_fault_limit is 60A. This level can be permanently changed and stored in non-volatile memory. And this parameter is only effective in high line. It is useless in lowline condition.



Command Descriptions (continued)

The Low Line level is not adjustable, it is set at 30A.

lout_OC_fault_response (0x47): Sets the response if the output overload exceeds the OC_Fault_limit value. The default OC_fault_response is hiccup (0xF8). The only two allowable states are latched (0xC0) or hiccup. The response is the same for both low_line and high_line operations.

lout_OC_warn_limit (0x4A): Sets the value at which the power supply issues a warning that the output current is getting too close to the shutdown level at high line.

OT_fault_limit (0x4F): Sets the value at which the power supply responds to an OT event, sensed by the "dc-secondary" sensor. The response is defined by the OT_fault_response register.

OT_fault_response (0x50): Sets the response if the output overtemperature exceeds the OT_Fault_limit value. The default OT_fault_response is hiccup (0xC0). The only two allowable states are latched (0x80) or hiccup.

OT_warn_limit (0x51): Sets the value at which the power supply issues a warning when the "dc-secondary" temperature sensor exceeds the warn limit.

Vin_OV_fault_limit (0x55): Sets the value at which the power supply shuts down because the input voltage exceeds the allowable operational limit. The default Vin_OV_fault_limit is set at 270V_{ac}.

Vin_OV_fault_response (0x56): Sets the response if the input voltage level exceeds the Vin_OV_fault_limit value. The default Vin_OV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

Vin_UV_warn_limit (0x58): This is warning flag indicating that the input voltage is decreasing dangerously close to the low input voltage shutdown level.

Vin_UV_fault_limit (0x59): Sets the value at which the power supply shuts down because the input voltage falls below the allowable operational limit.

Vin_UV_fault_response (0x5A): Sets the response if the input voltage level falls below the Vin_UV_fault_limit value. The default Vin_UV_fault_response is restart (0xC0). The only two allowable states are latched (0x80) and restart (0xC0).

STATUS_BYTE (0x78): Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	Unit is busy	0
6	OUTPUT OFF	0
5	Vou⊤ Overvoltage Fault	0
4	Io∪⊤ Overcurrent Fault	0
3	V _{IN} Undervoltage Fault	0
2	Temperature Fault or	0
2	Warning	U
1	CML (Comm. Memory	0
l l	Fault)	0
0	None of the above	0

STATUS_WORD (0x79): Returns status_byte as the low byte and the following high_byte.

Bit Position Flag		Default Value
7	Vo∪⊺ Fault or Warning	0
6	loυτ Fault or Warning	0
5	INPUT Fault or Warning	0
4	MFR SPECIFIC	0
7	POWER_GOOD# (is	0
3	negated)	U
2	Fan Fault or warning	0
1	OTHER	0
0	UNKNOWN Fault or	0
	Warning	U

STATUS_VOUT (0X7A): Returns one byte of information of output voltage related faults.

Bit Position	Flag	Default Value
7	Vout OV Fault	0
6	VOUT_OV_WARNING	0
5	VOUT_UV_WARNING	0
4	VOUT UV Fault	0
3 - 0	X	0

STATUS_IOUT (0X7B): Returns one byte of information of output current related faults.

Bit Position	Flag	Default Value
7	I _{OUT} OC Fault	0
6	I _{OUT} OC LV Fault	0
5	I _{OUT} OC Warning	0
4	X	0
3	CURRENT SHARE Fault	0
2	IN POWER LIMITING	0
	MODE	U
1 - 0	X	0



Command Descriptions (continued)

STATUS_INPUT (0X7C): Returns one byte of information of input voltage related faults.

Bit Position	Flag	Default Value
7	VIN_OV_Fault	0
6	VIN_OV_Warning	0
5	VIN_UV_ Warning	0
4	VIN_UV_Fault	0
3	Unit OFF for low input voltage	0
2	IIN_OC_Fault	0
1 - 0	X	0

STATUS_TEMPERATURE (0x7D): Returns one byte of information of temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5 - 0	X	0

STATUS_CML (0x7E): Returns one byte of information of communication related faults

Bit Position	Flag	Default Value	
7	Invalid/Unsupported	0	
/	Command	U	
6	Invalid/Unsupported Data	0	
5	Invalid/Unsupported O		
4 - 2	X	0	
1	Other Communication	0	
1	Fault	U	
0	X	0	

STATUS_fans_1_2 (0X81): Returns one byte of information of fan status

Bit Position	Flag	Default
7	Fan 1 fault	0
6	Fan 2 fault	0
5 - 4	X	0
3 - 2	Fan 1 & 2 speed overwritten	0
1 - 0	X	0

Read back Descriptions

Single parameter read back: Functions can be read back one at a time using the read_word_protocol with PEC. A command is first sent out notifying the slave what function is to be read back followed by the data transfer.

Analog data is always transmitted LSB followed by MSB. A NA following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

	1		. 8		1			8		1	
-,	S	a	Slave ddress	Wr	Α		Command Code		nand de	А	
	1			8		1					
	S	r	Slav addre	ess	Rd	Д					
	0		1 1	0		1	1	0	1	1	_

8	l	8	l	8		ı
LSB	Α	MSB	Α	PEC	No-Ack	Р

Read back error: If the μ C does not have sufficient time to retrieve the requested data, it has the option to return all FF's instead of incorrect data.

Read_fan_speed 1 & 2 (0x90, 0x91): Reading the fan speed is in Direct Mode returning the RPM value of the fan.

Read_FRU_ID (0x99,0x9A,0x9B,0x9E): Returns FRU information. Must be executed one register at a time

1	8		1	8	1
S	Slave address	Wr	Α	Command 0x9x	Α

1	8		1	8	1
Sr	Slave address	Rd	Α	Byte count = x	Α

8	1	8	1	8	1	8	1	1
Byte_1	Α	Byte	Α	Byte_x	Α	PEC	No-Ack	Р

Mfr_ID (0x99): Manufacturer in ASCII – 6 characters maximum,

OmniOn - Critical Power represented as, OmniOn-CP

Mfr_model (0x9A): Manufacturer model-number in ASCII – 16 characters, for this unit: CP3500AC65TEFBxx

Mfr_revision (0x9B): Total 8 bytes, this is the product series taking the form X:YZ. Each byte is in ASCII format. The series number is read from left to right,



Read Back Descriptions (continued)

scanned from the series number bar code on the power supply label. Unused characters are filled at the end with null

Mfr_serial (0x9E): Product serial number includes the manufacturing date, manufacturing location in up to 16 characters. For example:

13KZ51018193xxx, is decoded as;

13 – year of manufacture, 2013

KZ – manufacturing location, in this case Matamoros 51 – week of manufacture

018193xxx - serial #, mfr choice

Manufacturer-Specific PMBusTM Commands

Many of the manufacturer-specific commands read back more than two bytes. If more than two bytes of data are returned, the standard SMBus™ Block read is utilized. In this process, the Master issues a Write command followed by the data transfer from the power supply. The first byte of the Block Read data field sends back in hex format the number of data bytes, exclusive of the PEC number, that follows. Analog data is always transmitted LSB followed by MSB. A No-ack following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

Mfr_Specific Status and alarm registers: The content and partitioning of these registers is significantly different than the standard register set in the PMBus™ specification. More information is provided by these registers and they are either accessed rapidly, at once, using the 'multi parameter' read back scheme of this document, or in batches of two STATUS and two ALARM registers.

Status_summary (0xD0): This 'manufacturer specific' command is the basic read back returning STATUS and ALARM register data, output voltage, output current, and internal temperature data in a single read. Internal temperature should return the temperature that is closest to a shutdown level.

1	8		1	8	1	
S	Slave address	Wr	Α	Command Cod	e A	
1	8		1	8	1	
C۲	Clayer address	DΑ	Λ	Byte count = 11	٨	

8	1	8	1		8	1		8	1
Status-2	Α	Status-1	Α	Al	arm-3	Α	Αl	arm-2	Α
		_							
8	1	8		1	3	3		1	
Alarm-1	Α	Voltage I	LSB	Α	Voltag	e MS	В	Α	
8		1		8		1			
Current	t-LSB	6 A	Cur	rent	-MSB	Α			
								_	
	0	1			0		٦ _	l	

8	1	1
PEC	No-Ack	Р

Α

Temperature-LSB

Status_unit(0xD1): This command returns the STATUS -2 and STATUS-1 register values using the standard 'read' format.

Temperature-MSB

Bit	Flag	Default Value
7	PEC Error	0
6	OC [hiccup=1,latch=0]	1
5	Invalid_Instruction	0
4		X
3	OR'ing Test Failed	0
2	n/a	0
1	Data_out_of_range	0
0	Remote ON/OFF [HI = 1]	X

Status 2

Oring fault: Triggered either by the host driven or'ing test or by the repetitive testing of this feature within the power supply. A destructive fault would cause an internal shutdown. Success of the host driven test depends on power capacity capability which needs to be determined by the external processor. Thus, a non-destructive or'ing fault does not trigger a shutdown.

Bit Position	Flag	Default Value
7	OT [Hiccup=1, latch=0]	1
6	OR'ing_Test_OK	0
5	Internal_Fault	0
4	Shutdown	0
3	Service LED ON	0
2	External_Fault	0
1	LEDs_Test_ON	0
0	Output ON (ON = 1)	X

Status 1



Manufacturer-Specific PMBus[™] Commands (continued)

Status_alarm (0xD2): This command returns the ALARM-3 - ALARM-1 register values.

Bit Position	Flag	Default Value
7	Interlock open	0
6	Fuse fail	0
5	PFC-DC communications	0
3	fault	U
4	DC-I ² C communications fault	0
.3	AC monitor communications	0
3	fault	U
2	X	0
1	X	0
0	Or'ing fault	0

Alarm 3

Bit Position	Flag	Default Value
7	FAN_Fault	0
6	No_Primary	0
5	Primary_OT	0
4	DC/DC_OT	0
3	V₀ lower than BUS	0
2	Thermal sensor filed	0
1	Stby_out_of_limits	0
0	Power_Delivery	0

Alarm 2

Power Delivery: If the internal sourced current to the current share current is > 7A, a fault is issued.

Bit Position	Flag	Default Value
7	POWER LIMIT	0
6	PRIMARY Fault	0
5	OT_Shutdown	0
4	OT_Warning	0
3	IN OVERCURRENT	0
2	OV_Shutdown	0
1	VOUT_out_of_limits	0
0	VIN_out_of_limits	0

Alarm 1

Read_Fan_speed (0 x D3): Returns the commanded speed in percent and the measured speed in RPM. If a fan does not exist, or if the command is not supported the unit return 0x00.

1		8			1		8	8		
S	Slave	ad	dress	Wr	Α		Command 0xE			Α
1		8				1	8	3		1
Sr	Slave	Slave Address			A	7	Byte co	unt	= 6	Α
	8	1	8	}	1		8	1		8
V4i0	6-LSB	Λ	۸di%.	MSR.	Λ	F	anl-LSR	Λ	Fanl	_MSR

8	1	8	1	8	1	1
Fan2 - LSB	Α	Fan2 - MSB	Α	PEC	No-ack	Р

Read input string (0xD4): Reads back the input voltage and input power consumed by the power supply.

1	7	1	1	8
S	Slave address	Wr	Α	Command Code 0xDC

1	1	7	1	1
Α	Sr	Slave Address	Rd	Α

ĺ	8	1	8	1	8	1
	Byte Count = 4	Α	Voltage - LSB	Α	Voltage - MSB	Α

8	1	8	1	8	1	1
Power - LSB	Α	Power - MSB	Α	PEC	No-ack	Р

Read_firmware_rev [0 x D5]: Reads back the firmware revision of all three μ C in the Power supply.

1	7	1	1	8	1
S	Slave address	Wr	Α	Command Code 0xDD	Α

1	1	7	1	1	8	1
Α	Sr	Slave Address	Rd	Α	Byte Count = 6	Α

8	1	8	1
Primary major rev	Α	Primary minor rev	Α

8	1	8	1
Secondary major rev	Α	Secondary minor rev	Α

8	1	8	1	8	1	1
I ² C major rev	Α	I ² C revision	Α	PEC	No-ack	Р

Read_run_timer [0xD6]: This command reads back the recorded operational ON state of the power supply in hours. The operational ON state is accumulated from the time the power supply is initially programmed at the factory. The power supply is in the operational ON state both when in standby and when it delivers main output power.

Recorded capacity is approximately 10 years of operational state.

1		7	1	1			3	3			1
S	Slave	e address	Wr	Α	Cd	omm	nand	Code	0xD	Ε	Α
-		7		1	1	7		0			,

1	7	1	1	8	1
Sr	Slave Address	Rd	Α	Byte count = 3	Α



Manufacturer-Specific PMBus[™] Commands (continued)


8	1	8	1	8	1
Time - LSB	Α	Time	Α	Time - MSB	Α

8	1	1
PEC	No-ack	Р

EEPROM record: The μC contains 64 bytes of reserved EEPROM space for customer use. Command (0xD9) is used to store/retrieve into the lower 32 bytes of the memory space and command (0xF4) is used to store/retrieve into the upper 32 bytes of the memory space

To store contents into the EEPROM space;

1	7	1	1	8	1
S	Slave address	Wr	Α	Command 0xD9 or F4	Ъ








To read contents from the EEPROM space

1	7	1	1	8	1
S	Slave address	Wr	Α	Command 0xD9 or 0xF4	Α

1	7	1 1		8	1
Sr	Slave address	Rd	Α	Byte count≤32	Α

Α

8	1	 8
Byte _1	Α	 Byte ≤ 32



Test Function (0xDF)

Bit	Function	State
7	25ms stretch for factory	1= stretch ON
/	use	I- Stretch ON
5 - 6	reserved	
4	Or'ing test	1=ON, 0=OFF
2 - 3	reserved	
1	Service LED	1=0N, 0=0FF
0	LED test	1=0N, 0=0FF

LEDS test ON: Will turn-ON simultaneously the front panel LEDs of the Power supply sequentially 7 seconds ON and 2 seconds OFF until instructed to turn OFF. The intent of this function is to provide visual identification of the power supply being talked to and also to visually verify that the LEDs operate and driven properly by the micro controller

LEDS test OFF: Will end the LED test, and cause them to revert to normal status indications.

Service LED ON: Requests the power supply to flash-ON the Service (ok-to-remove) LED. The flash sequence is approximately 0.5 seconds ON and 0.5 seconds OFF

Service LED OFF: Requests the power supply to turn OFF the Service (ok-to-remove) LED.

OR'ing Test: This command verifies functioning of output OR'ing. At least two paralleled Power supplies are required. The host should verify that N+1 redundancy is established. If N+1 redundancy is not established the test can fail. Only one power supply should be tested at a time.

Verifying test completion should be delayed for approximately 30 seconds to allow the power supply sufficient time to properly execute the test.

Failure of the isolation test is not considered a power supply FAULT because the N+1 redundancy requirement cannot be verified. The user must determine whether a true isolation fault indeed exists.

Single Master Control:

One I²C clock, data, and Alert# signal provides communications.



General performance descriptions

Default state: Power supplies are programmed in the default state to automatically restart after a shutdown has occurred. The default state can be reconfigured by changing non-volatile memory (Store_user_code).

Delayed overcurrent shutdown during startup:

Power supplies are programmed to stay in a constant current state for up to 20 seconds during power up. This delay has been introduced to permit the orderly application of input power to a subset of paralleled Power supplies during power up. If the overload persists beyond the 20 second delay, the power supply will revert back into its programmed state of overload protection.

Unit in Power Limit or in Current Limit: When output voltage is > 30VDC the Output LED will continue blinking. When output voltage is < 30VDC, if the unit is in the RESTART mode, it goes into hiccup after a 3 second delay. When the DC power is ON the output LED is ON, when the DC power is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

Restart after a latchoff: PMBus™ fault_response commands can be configured to direct the power supply to remain latched off for over_voltage, over_temperature and over_current.

To restart after a latch off either of five restart mechanisms are available.

- The hardware pin **ON/OFF** may be cycled OFF and then ON.
- The unit may be commanded to restart via i²c through the Operation command by cycling the output OFF followed by ON.
- 3. Remove and reinsert the unit.
- 4. Turn OFF and then turn ON AC power to the unit.
- 5. Changing firmware from latch off to restart.

Each of these commands must keep the power supply in the OFF state for at least 2 seconds, with the exception of changing to restart.

A successful restart shall clear all alarm registers, set the **restarted successful** bit of the **Status_**2 register.

A power system that is comprised of a number of Power supplies could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual Power supplies.

Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then ON command to all Power supplies,
- Toggling Off and then ON the ON/OFF (ENABLE) signal
- 3. Removing and reapplying input commercial power to the entire system.

The Power supplies should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual Power supplies.

Auto_restart: Auto-restart is the default configuration for over-current and over-temperature shutdowns. These features are configured by the **PMBus™** fault_response commands

An overvoltage shutdown is followed by three attempted restarts, each restart delayed 1 second, within a 1 minute window. If within the 1 minute window three attempted restarts failed, the unit will latch OFF. If within the 1 minute less than 3 shutdowns occurred then the count for latch OFF resets and the 1 minute window starts all over again

Fault Management

The power supply recognizes that certain transitionary states can occur before a final state is reached. The STATUS and ALARM registers will not be frozen into a notification state until the final state is reached. Once a final state is reached the Alert# signal is set and the STATUS and ALARM registers will not get reinstated until a clear_faults is issued by the master. The only exception is that additional state changes may be added to the original list if further changes are noted.

The power supply differentiates between **internal faults** that are within the power supply and **external faults** that the power supply protects itself from, such as overload or input voltage out of limits. The FAULT LED, FAULT PIN or i²c alarm is not asserted for EXTERNAL FAULTS. Every attempt is made to annunciate External Faults. Some of these annunciations can be observed by looking at the input LEDs. These fault categorizations are predictive in nature and therefore there is a likelihood that a categorization may not have been made correctly.



Fault Management (continued)

Input voltage out of range: The Input LED will continue blinking as long as sufficient power is available to power the LED. If the input voltage is completely gone the Input LED is OFF.

State Change Definition

A **state_change** is an indication that an event has occurred that the MASTER should be aware of. The following events shall trigger a **state_change**;

- Initial power-up of the system when AC gets turned ON. This is the indication from the power supply that it has been turned ON. Note that the master needs to read the status of each power supply to reset the system_interrupt.
- Any changes in the bit pattern of either the PMBus standard STATUS or the mfr_specific STATUS registers should trigger the Alert# signal.

Hot plug procedures

Careful system control is recommended when hot plugging a power supply into a live system. It takes about 1 second for a power supply to configure its address on the bus based on the analog voltage levels present on the backplane. If communications are not stopped during this interval, multiple power supplies may respond to specific instructions because the address of the newly inserted power supply always defaults to xxxx000 until the power supply has configured its address. The system can detect the hotplug activity by polling the unit_present signal pin.

The one exception for this instruction delay recommendation is execution of a 'global or broadcast' instruction to all Power supplies simultaneously which does not utilize the power supply's own address.

The recommended procedure for hot removal in controller based systems is the following: The system controller should signal the craft person which power supply is to be removed. This is suggested so that the correct power supply is removed by the craft person. The controller turns the service LED ON, thus informing the installer that the identified power supply can be removed from the system. The system controller should then poll the power supply_present signal to verify when the power supply is re-inserted. Once the re-insertion is detected, the system controller should time out for 1 second before sending out a non-'global or broadcast' address based

instruction. At the end of the time out all communications can resume.

The hot-plugged power supply will turn ON to the voltage level set by the V_{prog} pin. As described in the section on setting the V_{prog} pin, the system needs to set the output voltage to a level that would not cause harm or malfunction. For this power supply the recommended output voltage setting would be $23V_{dc}$. The power supply would stay at this level until a firmware instruction tells it to change its setting.

For systems controlled via the V_{prog} pin (output controlled by hardware instead of firmware) no special settings or configurations are required.

Failure Predictions

Alarm warnings that do not cause a shutdown are indicators of potential future failures of the power supply. For example, if a thermal sensor failed, a warning is issued but an immediate shutdown of the power supply is not warranted.

Another example of potential predictive failure mechanisms can be derived from information such as fan speed when multiple fans are used in the same power supply. If the speed of the fans varies by more than 20% from each other, this is an indication of an impending fan wear out.

The goal is to identify problems early before a protective shutdown would occur that would take the power supply out of service.

Information only alarms: The following alarms are for information only, they do not cause a shutdown

- Over temperature warning
- V_{out} out-of-limits
- Output voltage lower than bus
- Unit in Power Limit
- Thermal sensor failed
- Or'ing (Isolation) test failure
- Power delivery
- Stby out of limits
- Communication errors




Remote upgrade

This section describes at a high-level the recommended re-programming process for the three internal micro controllers inside the power supply when the re-programming is implemented in live, running, systems.

The process has been implemented in visual basic by OmniOn Critical Power for controller based systems positioned primarily for the telecommunications industry. OmniOn Critical Power will share its development with customers who are interested to deploy the re-programming capability into their own controllers.

For some customers internal system re-programming is either not feasible or not desired. These customers may obtain a re- programming kit from OmniOn Critical Power. This kit contains a turn-key package with the re-program firmware.

Conceptual Description: The power supply contains three independent μ Controllers. The boost (PFC) section is controlled by the primary μ Controller. The secondary DC-DC converter is controlled by the secondary μ Controller, and I^2 C communications are being handled by the I^2 C Interface μ Controller.



Each of the μ Controllers contains a **boot loader** section and an **application** section in memory. The purpose of the boot loader section is to facilitate the upgrading capability described here. All the commands for upgrading and memory space required for incrementally changing the application code are in this section. The application section contains the running code of the power supply.

The system controller receives the upgrade package. It should first check whether an upgrade is required followed by upgrading those processors, one at a time, that are required to be upgraded. Each processor upgrade needs to be validated and once the upgrade is successfully completed the boot loader within each processor will permit the application to run after a reset. If the validation fails the boot loader will stay in its section. The system controller can attempt another upgrade session to see if it would complete successfully.

The Upgrade Package: This package contains the following files:

- Manifest.txt The manifest describes the contents of the upgrade package and any incidental information that may be useful, for example, what this upgrade contains or why is this upgrade necessary. This file contains the version number and the compatibility code of the upgraded program for each of the three processors
- **Program.bin** The upgraded program contents are located here. Each processor to be upgraded will have its own file.

Below is an example of an upgrade package

- Contents of the upgrade are in a zip file CP3x00AC65TEZ.zip
- Unzipping the contents shows the following files
 CP3x00AC65TEZ.pfc.bin
 CP3x00AC65TEZ.sec.bin
 manifest.txt
- Opening manifest.txt shows the following
 - # Upgrade manifest file
 - # Targets: CP3x00AC65TEZ PFC and SEC
 - # Date: Tue 01/14/2017 14:25:09.37
 - # Notes:
- Program contents

>p, CP3x00AC65TE _P01, CP3x00AC65TEZ _PFC.bin,1.18

>s, CP3x00AC65TE _S01, CP3x00AC65TEZ _SEC.bin,1.1



Upgrade Status Indication: The FAULT LED is utilized for indicating the status of the re-programming process.

Status	Fault LED	Description		
Idle	OFF	Normal state		
In boot block Wink		Application is good		
Upgrading	Fast blink	Application is erased or programming in progress		
Fault	ON	Erase or re-program failed		

Wink: 0.25 seconds ON, 0.75 seconds OFF Fast Blink: 0.25 seconds ON. 0.25 seconds OFF




Upgrade procedure


 Initialization: To execute the re-programming/ upgrade in the system, the power supply to be re-programmed must first be taken OFF-line prior to executing the upgrade. If the power supply is not taken OFF-line by the system controller, the boot loader will turn OFF the output prior to continuing with the re-programming operation.

Note: Make sure that sufficient power is provided by the remaining on-line Power supplies so that system functionality is not jeopardized.

- 2. Unzip the distribution file
- Unlock upgrade execution protection by issuing the command below;

Password(0xE0): This command unlocks the upgrade commands feature of the power supply by sending the characters 'UPGD'.





4. Obtain a list of upgradable processors (optional)

Target list(0xE1): This command returns the upgradable processors within the power supply. The byte word is the ASCII character of the processor (p, s, and i). The command is optional to the user for information only.

1	8		1	8	1
S	Slave addr	Wr	A	Cmd – 0xE1	Α

1	8		1	8	1
S	Slave addr	Rd	А	Byte count - n	Α

8	1	 8	1	8	8	1
Byte 0	Α	Byte - n	Α	PEC	No-Ack	Р

Potential target processors are the following:

p - primary (PFC)

s – secondary (DC-DC)

i _ 12C

5. Verify upgrade compatibility by matching the upgrade compatibility code in the manifest.txt file to the power supply compatibility code of the target processor.

Compatibility code (0xE2): This read command consists of up to 32 characters defining the hardware configuration:

1	8		1	8			8	1
S	Slave addr	Wr	Α	Cmd – 0xE2 T		Τá	arget - x	Α
1	8		_	1 8			8	7
S	Slave addr	Rd	Α	Byte count=3	2	Α	Byte 0	Α

8	1	8	8	1
 Byte - 31	Α	PEC	No-Ack	Р

Where Target-x is an ASCII character pointing to the processor to be updated;


p - primary (PFC)

s – secondary (DC-DC)

 $i - I^2C$

6. Check the software revision number of the target processor in the power supply and compare it to the revision in the upgrade. If the revision numbers are the same, or the power supply has a higher revision number then no upgrade is required for the target processor.

Software revision(0xE3): This command returns the software revision of the target.



Α

min

PEC

No-Ack

hrs

Р


²² Last two digit



Upgrade procedure (continued)

7. Verify the capability of each processor

Memory capability (0xE4): Provides the specifics of the capability of the device to be reprogrammed



Where the fields definition are shown as below

Max Bytes	Maximum number of bytes in a data packet
ET	Erase time for entire application space (in mS)
BT	Data packet write execution time (uS)
APP_CRC	Application CRC-16 – returns the application CRC-16 calculation. Reading these register values, if the application upload CRC-16 calculation returns an invalid, provides the mismatch information to the host program.(See application status (0xE5) command)

This information should be used by the host processor to determine the max data packet size and add appropriate delays between commands.

 Verify availability: The Application status command is used to verify the present state of the boot loader.

Application status (0xE5): Returns the Boot Loader's present status

S Slave addr Wr A Cmd – 0xE5 A Target – x A	1	8		1	8	1	8	1
	S	Slave addr	Wr	Α	Cmd – 0xE5	Α	Target – x	Α

1	8		1	8	1	8	8	1
Sr	Slave addr	Rd	A	Status	A	PEC	No- Ack	Р

Status bits

0x00	Processor is available	0x10	Reserved
0x01	Application erased	0x20	Reserved
0x02	CRC-16 invalid	0x40	Manages downstream μC
0x04	Sequence out of order	0x80	In boot loader
0x08	Address out of range		

Status of the application should be checked after the execution of successive commands to verify that the commands have been properly executed.

9. Issue a Boot Loader command with the enter boot block instruction

Boot loader (0xE6): This command manages the upgrade process starting with entering the sector, erasing the present application, indicating completion of the upload and finally exiting from the boot sector, thereby turning over control to the uploaded application.

1	7	7	7	8	1	8	1
S	Slave addr	Wr	Α	Cmd – 0xE5	А	Target – x	Α

8	1	8	1	1
Data	Α	PEC	Α	Р

Data

1=enter boot block (software reboot)

2=erase

3=done

4=exit²³ boot block (watchdog reboot)

Note: The target μ C field is ignored for enter and exit commands. During this process if the output of the power supply was not turned OFF the boot loader will turn OFF the output

- Erase and program each μC using the Boot Loader command, starting with the PFC.
- 11. Wait at least 1 second after issuing en erase command to allow the µC to complete its task.
- 12. Use command 0xE5 to verify that the PFC μC is erased. The returned status byte should be 0x81.
- 13. Use the Data Transfer command to update the application of the target μC .

Data transfer (0xE7): The process starts with uploading data packets with the first sequence number (0x0000).

1	8		1	8	1	8	1
S	Slave addr	Wr	Α	Cmd – 0xE7	Α	Target – x	Α

8	1	8	1	8	1
Seq-LSB	Α	Seq - MSB	Α	Byte Count = n	Α

8	1		8	1	8	1	1
Byte 0	Α	•••••	Byte - n-1	Α	PEC	Α	Р

²³The 'exit boot block' command is only successful if all applications are valid, otherwise, control remains in the boot block



Upgrade procedure (continued)

After completion of the first data packet upload the Boot loader increments the sequence number. A subsequent read to the boot loader will return the incremented sequence number and a STATUS byte. This is a validity check to ensure that the sequence number is properly kept. The returned STATUS byte is the same as the application status response. It is appended here automatically to save the execution of another command. It should be checked to ensure that no errors are flagged by the boot loader during the download. If an error occurred, terminate the download load and attempt to reprogram again.

1		8				-	l			8			1
S	S	Slave addr			Wr	F	7		Cm	id – C	xE4		Α
				I.									
1		8				1 8			1				
Sr	Slav	e ac	ldr	Rd	F	7	Е	3y1	te co	ount :	= 3	Α	
	1	8		8	1		8		1	8			1
Sec	I-LSB	Α	Sec	-MSE	A	St	atu:	s	Α	PEC	No-	Ack	Р

Sequence number validation takes place after each data block transfer. The next data block transfer starts with the sequence number received from the boot loader.


The host keeps track of the upload and knows when the upload is completed.

- 14. Execute a Boot loader command to tell the PFC µC that the transfer is done.
 - At the completion signal, the PFC μ C should calculate the PEC value of the entire application. The last two bytes of the loaded application were the CRC-16 based PEC calculation.
 - Wait for at least 1 second to allow time for the PFC μ C to calculate the error checking value.
- 15. Execute an Application status command to verify that the error check is valid. The returned status should be 0x80.
- 16. Execute a Boot loader command to exit boot block. Upon receipt of the command the PFC μ C will transfer to the uploaded application code.
- 17. Wait for at least 1 second.
- 18. Use command 0xE1 to verify that the PFC μ C is now in the application code. The returned status data bte should be 0x00
- 19. Repeat the program upgrade for the Secondary and $I^2C \mu C's$, if included in the upgrade package.

Product Ordering code

Although the Ordering code number is not required for the upgrade process in its present form, it may be useful when upgrading multiple version of the same product in order to differentiate product upgrade requirements.

Product Ordering code (0 X E8):



Error handling: The Boot loader will not start the application if errors occurred during the re-program stage. The controlling program could restart the upgrade process or terminate the upgrade and remove the offending power supply from service.

Black box

Contents of the black box and more detailed information about the specifics of the feature are described in a separate document. The intent here is to provide a high level summary This feature includes the following;

- 1. A rolling event Recorder
- 2. Operational Use Statistics

The rolling event recorder

The purpose of the black box is to provide operational statistics as well as fault retention for diagnostics following either recoverable or non-recoverable fault events. Sufficient memory exists to store up to 5 time-stamped snapshot records (pages) that include the state of the status and alarm registers and numerous internal measurement points within the power supply. Each record is stored into nonvolatile memory at the time when a black box trigger event occurs. Once five records are stored, additional records over-write the oldest record.

The memory locations will be cleared, when the product is shipped from the OmniOn factory.



Black Box (continued)

Operational use statistics

This feature of the black box includes information on the repetition and duration of certain events in order to understand the long-term operational state of the power supply. The events are placed into defined buckets for further analysis. For example; the power supply records how long was the output current provided in certain load ranges.

Accessing the event records

The event records are accessed by uploading the entire contents of the black box of the power supply into a folder assigned by the user. Within the I²C protocol this upload is accomplished by the upload_black_box (0xF0) command described below. OmniOn provides a Graphical User Interface (GUI) that de-codes the contents of the black box into a set of records that can be reviewed by the user.

Upload black box(0xF0): This command executes the upload from the power supply to a file of the user's choice.

The 100ms delay prior to the restart is mandatory to provide enough time for the power supply to gather the required data from the secondary DSP controller.

1	8		1	8	1
S	Slave addr	Wr	Α	Cmd – 0xF0	Α

8	1	8	1
Start address - msb	Α	Start address - Isb	Α

8	1	
Length = N (≤32)	Α	delay 100ms

1	8		1	8	1	8	1
S	Slave addr	Rd	Α	Length ≤ 32	Α	Byte 0	Α

-				
8	1	8	8	1
 Byte N-1	Α	PEC	No-Ack	Р

If a transmission error occurs, or if the uC did not receive the data from the DSP, the uC may set the length to 0, issue a PEC and terminate the transmission.

The data array supported by rev 1.3 of the OmniOn Interface Adapter is 32×64 comprising 2048 bytes of data.






Table 1: Alarm and LED state summary

			ipply LED			Monitorii	ng Signals	
Condition	AC OK Green	DC OK Green	Service Amber	Fault Red	Fault	отw	PG	Module Present
OK]	1	0	0	HI	HI	HI	LO
Thermal Alarm (5C before	1	1	1	0	HI	LO	ні	LO
Thermal Shutdown	1	0	1	1	LO	LO	LO	LO
Defective Fan	1	?24	0	1	LO	HI	LO	LO
Blown AC Fuse in Unit	1	0	0	1	LO	HI	LO	LO
AC Present but not within limits	Blinks	0	0	0	HI	HI	LO	LO
AC not present ¹	0	0	0	0	HI	HI	LO	LO
Boost Stage Failure	1	0	0	1	LO	HI	LO	LO
Over Voltage Latched Shutdown	1	0	0	1	LO	HI	LO	LO
Over Current	1	Blinks	0	0	HI	HI	Pulsing ⁴	LO
Non-catastrophic Internal Failure ²	1	1	0	1	LO	HI	HI	LO
Standby (remote)	1	0	0	0	HI	HI	LO	LO
Service Request (PMBus mode)	1	1	Blinks	0	HI	HI	HI	LO
Communications Fault (RS485 mode)	1	1	0	Blinks	НІ	HI	НІ	LO

 $^{^{1}\}mathrm{This}$ signal is correct if the power supply is back biased from other Power supplies in the shelf .

Table 2: Signal Definitions

All hardware alarm signals (Fault#, PG#, OTW#) are open drain FETs. These signals need to be pulled HI to either 3.3V or 5V. Maximum sink current 5mA. An active LO signal (< $0.4V_{DC}$) state. All signals are referenced to LGND unless otherwise stated.

Function	Label	Туре	Description
Output control	ON/OFF	Input	If shorted to Logic_GRD main output is ON in Analog or PMBus
Power Good Warning	PG#	Output	Open drain FET; Changes to LO if an imminent loss of the main
I ² C Interrupt	Alert#	Output	Active LO.
Power Supply Fault	Fault#	Output	An open drain FET; normally HI, changes to LO.
Module Present	MOD_PRES	Output	Short pin, see Status and Control description for further information
Interlock	Interlock	Input	Short pin, controls main output during hot-insertion and extraction. Ref: V_{out} (-)
Protocol select	Protocol	Input	Selects operational mode. Ref: V_{out} (-). No-connect PMBus, $10k\Omega$ -
Margining	Vprog	Input	Changes the set point of the main output.
i²c address	Unit_ID	Input	Voltage level selecting the A3 - A0 bits of the address byte
i²c address	Rack_ID	Input	Voltage level selecting the A3 – A0 bits of the address byte
Back bias	8V_INT	Bi-direct	Used to back bias the DSP from operating Power supplies. Ref: V_{out} (-).
Standby power	5VA	Output	5V at 2A provided for external use
Current Share	Ishare	Bi-direct	A single wire active-current-share interconnect between Power supplies Ref: V _{out} (-).
I ² C Line	SDA	Bi-direct	PMBus
I ² C Line	SCL	Input	PMBus
RS485 Line	RS_485+	Bi-direct	RS485 line +, referenced to Logic_Gnd
RS485 Line	RS_485-	Bi-direct	RS485 line -, referenced to Logic_Gnd

²⁴ A single fan fault may not cause a shutdown. Shutdown is controlled by internal unit temperatures. A double fan fault causes an immediate shutdown.

² Any detectable fault condition that does not cause a shutting down. For example, ORing FET failure, boost section out of regulation, etc.


³ Signal transition from HI to LO is output load dependent


⁴ Pulsing at a duty cycle of 1ms as long as the unit is in overload.



Mechanical Outline

Dimensions








Rear View


Shelf insertion keying

The cover of the power supply is notched to ensure that it gets inserted into the correct shelf. The notch is located to accept the key in position "4"



Output Connector TE: 3-6450832-8, or FCI: 10106262-7006001LF

Mating Connector: right angle PWB mate – all pins: **TE** – 1-6450872-6, **FCI** – 10106264-7006001LF; right angle PWB mate except pass-thru input power: **TE** – 6450874-3, **FCI** – 10106265-70CB001LF



	SIGNAL			OUTPUT POWER IN				IN	PUTPOW	ER			
	6	5	4	3	2	1	P7	P6	P5	P4	P3	P2	P1
Α	SCL_0	MOD_PRES	PG#	LOGIC_GRD		Slot_ID							
В	RS_485+	Unit_ID	Alert#_0	Rack_ID		8V_INT	V_OUT	V_OUT	V_OUT	V_OUT	E A DTI I	LINE-2	LINE-1
С	SDA_0	Vprog	ON/OFF		Ishare	Protocol	(-)	(+)	(+)	(-)	EARTH (GND)	(Neutral)	(HOT)
D	RS_485-	Fault#	5VA		Interlock	Shelf_ID							
				•			•	•	•				•

SCL, SDA, MOD_PRES, Alert, RS_485+, RS_485-, Ishare, Interlock, on/off, Rack_ID, Shelf_ID, are last to make and first to break. Earth is first to make, last to break.

Signal pin columns 1 and 2 are referenced to Vout-.

Signal pin columns 3, 4, 5, and 6 are referenced to LOGIC_GRD



This is a Conformally Coated Product

This power supply is conformally coated for additional protection against either humidity or dust born particles.

Front Panel LEDs

	Analog Mode	I ² C Mode	RS485 Mode		
		ON: Input ok			
□ ~	Blinking: Input out of limits				
□	_	ON: Output ok			
		Blinking: Overload			
□ *	ON: Over-temperature	ON: Over-temperature Warning	ON: Over-temperature Warning		
	Warning	Blinking: Service	ON: Over-temperature warning		
			ON: Fault		
		ON: Fault	Blinking: Not communicating		

Appendix

Latched status states until cleared

The following bits are sticky until cleared by the customer

Or'ing test failed or passed: The customer needs to delete the information (clear_faults) thus indicating that he received the information.

Shutdown: It tells the customer that the power supply output has been turned OFF

OV, UV, OC, fan, input, unknown warnings & faults, CML Errors, Internal or External Fault: must be sticky

OC and OT response registers are in their own confined state. The only way these should change is by commanding the change by the controller. Therefore, they are sticky because a clear_faults should never change them.

All fault information is sticky (if the fault persists after a clear_faults has been issued then the fault state will reassert), all operational state information is not sticky.



Accessories

Item	Description	Part number
	lu_CC3500_interface: Power supply interface board. This debug toolcan be used to evaluate the performance of the power supply. The input interface is a standard IEC 320 C20 type socket. Outputs are connected via standard 0.25" fast-ons	7000202078A
	Isolated Interface Adapter Kit – interface between a USB port and the I ² C connector on the power supply interface board. Includes a cable set to the PC and to the Iu_CC3500AC65_interface board above.	150036482
CP3500 @ 64	The site below downloads the OmniOn Digital Power Insight™ software tools, including the pro_GUI. When the download is complete, icons for the various utilities will appear on the desktop. Click on pro_GUI.exe to start the programafter the download is complete. http://powertalk.campaigns.omnion.com/ DigitalPowerInsight.html Graphical User Interface Manual; The GUI download created a Computer Windows7 (C:) DPI Suite directory In that directory start the DPI_manual.pdf file.	GUI needs to be upgraded to be compatible with this power supply
Software: Remote Upgrade	This GUI upgrades the application codes of all three processors inside the power supply. Available in both I ² C and GP modes of operation. Requires both the interface board and the Isolated Interface Adapter kit revision 1.5 or higher.	See OmniOn website
Software: Black Box	This GUI translates and displays the contents of the Black Box	In development
	Designed to mount into standard 19" EIA-310-D racks, these OmniOnshelves provide a turn-key solution for customers. Available in either I ² C or GP based interfaces. The selection guide is documented on the OmniOn website.	The ordering code : J2014003L003 1600264425A
BLACK WREE AC RPUT PHASE LIN WHITE WREE AC RIPUT PHASE LI GREEN/TELLOW AC GROUND PRI 13 PRI 12 PRI 12 PRI 12	Single unit cable assembly	850045138



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Item	Description	Ordering code
CP3500AC65TEZ	3500W, 5V _{dc} @ 2A, RoHS Compliant, Black faceplate, conformal	1600152518A
	coating	1000132310A

Table 4: Device Codes

Contact Us

For more information, call us at 1-877-546-3243 (US) 1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change
9.3	12/31/2021	Updated as per template
9.4	07/10/2023	Changes done in table on page 03,04,07,14,20,21,24,36,37,39,40. Changes done in content on page 31
9.5	10/27/2023	Updated as per OmniOn template
9.6	02/23/2024	Update Vin_OV_fault_limit on page 24



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.