

# **CP3000AC54TE-F Compact Power Line High Efficiency Rectifier**

100-120/200-264V<sub>AC</sub> input; Default Outputs: ±54V<sub>DC</sub> @ 3000W, 5V<sub>DC</sub> @ 3.75W

#### **RoHS Compliant**



The OmniOn Power™ CP3000AC54TE-F Rectifier provides significant efficiency improvements in the Compact Power Line platform of Rectifiers. High-density front-toback airflow is designed for minimal space utilization and is highly expandable for future growth. The wide-input standard product is designed to be deployed internationally. It is configured with dual-redundant I<sup>2</sup>C communications busses that allow it to be used in a broad range of applications. These signals and the 5V auxiliary supply are isolated from the main output and frame ground. Feature set flexibility makes this rectifier an excellent choice for applications requiring modular AC to - 48V<sub>DC</sub> intermediate voltages, such as in distributed power.

### **Applications**

- 48V<sub>DC</sub> distributed power architectures
- LAN/WAN/MAN applications
- Telecommunications equipment
- Routers/Switches
- File servers
- Enterprise Networks
- VoIP/Soft Switches
- Indoor wireless
- SAN/NAS/iSCSI applications

#### **Features**

- Efficiency 95.6%
- Compact 1RU form factor with 28 W/in<sup>3</sup> density
- Constant power from 52 58V<sub>DC</sub>
- 3000W from nominal 200 264V<sub>AC</sub>
- 1400W from nominal 100 120V<sub>AC</sub>
- Output voltage programmable from 42V 58V<sub>DC</sub>
- PMBus compliant dual I<sup>2</sup>C serial busses
- Isolated +5V Aux, signals and I<sup>2</sup>C communications
- Power factor correction (meets EN/IEC 61000-3-2 and EN 60555-2 requirements)
- Output overvoltage and overload protection

- Over-temperature warning and protection
- Redundant, parallel operation with active load sharing
- Remote ON/OFF
- Internally controlled Variable-speed fan
- Hot insertion/removal (hot plug)
- Two front panel LED indicators
- ANSI/UL\* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- CE mark meets 2006/95/EC directive§
- RoHS 6 compliant

(See footnotes on the last page.)



### **Technical Specifications**

### **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage: Continuous	V <sub>IN</sub>	0	264	V <sub>AC</sub>
Operating Ambient Temperature <sup>1</sup>	TA	-10	75	°C
Storage Temperature	T <sub>stg</sub>	-40	85	°C
I/O Isolation voltage to Frame (100% factory Hi-Pot tested)			1500	V <sub>AC</sub>

### **Electrical Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage,  $Vo=54V_{DC}$ , resistive load, and temperature conditions.

#### **INPUT**

Parameter	Symbol	Min	Тур	Max	Unit
Startup Input Voltage					
Low-line Operation				90	
High-line Operation				185	
Operating Voltage Range					
Low-line Configuration	$V_{IN}$	90	100 – 120	140	$V_{AC}$
High-line Configuration		185	200 - 240	264	
Input Voltage Swell (no damage)		264			
Input turn OFF		78	80	82	
Input turn ON		83	85	87	
Input Frequency	F <sub>IN</sub>	47		66	Hz
Input protection fuse (314025 or 324025 .MX280 Series (pigtail type)			25		Α
Input Current; at 90V <sub>AC</sub> /1200W				18	
at 100V <sub>AC</sub> /1200W				16.1	
at 110V <sub>AC</sub> /1200W				14	
at 185V <sub>AC</sub> /3000W	I <sub>IN</sub>			18	$A_{AC}$
at 200V <sub>AC</sub> /3000W				16.5	
at 208V <sub>AC</sub> /3000W				15.9	
at 240V <sub>AC</sub> /3000W				13.4	
Input Current; at 110V <sub>AC</sub>	I <sub>IN</sub>		11.9		A <sub>AC</sub>
at 240V <sub>AC</sub>	IIN		13.1		
Inrush Transient (at 25°C, excluding X-Capacitor charging)	I <sub>IN</sub>		25	30	$A_{PK}$
Idle Power (at 220V <sub>AC</sub> ) 54V OFF	P <sub>IN</sub>		8.2		W
54V ON @ Io=0	PIN		16		VV
Input Leakage Current (264V <sub>AC</sub> , 60Hz)	I <sub>IN</sub>			2.0	mΑ
Power Factor (50 – 100% load)	PF	0.96	0.995		
Efficiency <sup>2</sup> (30 – 80% of FL, 240V <sub>AC</sub> @ 25°C)	h	94.5	95.6		%
Holdup time (240V <sub>AC</sub> output may decay from 54 to 40V <sub>DC</sub> ) FL	_		20		
(120V <sub>AC</sub> output may decay from 54 to 40V <sub>DC</sub> ) FL	Т		40		ms
Ride thru (tested at 115V @ 230V. (Complies to CISPR24)	Т	1/2	1		cycle
Power Fail Warning <sup>3</sup> (main output allowed to decay to 40V <sub>DC</sub> )	PFW	3	5		ms
Isolation (per EN62368)(consult factory for testing to this requirement)					
Input-Chassis/Signals	V	1500			$V_{AC}$
Input - Output		3000			$V_{AC}$



## **Electrical Specifications** (continued)

### 54V<sub>DC</sub> MAIN OUTPUT

Dutput Power (இ low line input 100 = 120V <sub>sc</sub>	Parameter	Symbol	Min	Тур	Max	Unit
Default Stop point   Default Stop point   Overall regulation (line, load, temperature, aging)   Ov				J 1		
Default Set point         Vouril regulation (line, load, temperature, aging)         1         +1         %           Output Voltage Set Range - analog margining - Set by PC         44         58         Voc           Output Current* - @ 1400W (100 - 120Vac), 54V/52V - Gust by PC         1         1         25,9/26.9 st.         Aux           Current Share ( ≥ 50% FL)         3000W (200 - 240Vxc), 54V/52V         10x         1         55,5/57.7 st.         Aux           Current Share ( ≥ 50% FL)         900W (200 - 240Vxc), 54V/52V         -5         5         5         5 %FL           Proportional Current Share with CP2500DC54TEZ-F converter ( ≥ 50% FL)         -5         5         5         5 %FL           Output Ripple ( 20MHz) bandwidth, load > 1A)         RMS (5Hz to 20MHz)         Vout         100         mV/mx           Peak-to-Peak (5Hz to 20MHz)         Vout         0         5,000         mF           Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C)         300 mV/mx         mV/mx           Delay         5         5         s           Rise Time – PMBus mode         T         100         mS           Rise Time – PS-485 mode?         Vout         5         5         s           Output Shoutout         10         Vout         2		W				$W_{DC}$
Overall regulation (line, load, temperature, aging)         Vour         1         +1         %           Output Votage Set Range - analog margining - Set by I²C         44         58         Voc           Output Votrent* - @ 1400W (100 - 120Vac), 54V/52V         Iou         1         25,976.9         Apc           Current Share ( > 50% FL)         -5         5         5         %FL           Proportional Current Share with CP2500DC54TEZ-F converter (> 50% FL)         -7         -5         5         %FL           Current Share ( > 50% FL)         Vour         -5         5         %FL           Coutput Ripple ( 20MHz) bandwidth, load > IA)         RMS (5Hz to 20MHz)         Nout         100         mVm           Peak-to-Peak (5Hz to 20MHz)         Poort         0         5,000         mF           Iturn-On (monotonic turn-ON from 30 - 100% of Vnom above 5°C)         0         5         s         s           Delay         Rise Time - PMBus mode         T         100         ms         s           Rise Time - PMBus mode         T         100         ms         s         s           Author Covershoot         Vour         2         %         5         s         s         s           Author Covershoot         Vour </td <td></td> <td></td> <td>0000</td> <td>54</td> <td></td> <td>Vpc</td>			0000	54		Vpc
Output Voltage Set Range - analog margining - Set by PC         44         58         Voc           Output Current* - @ 1400W (100 −120Vac), 54V/52V         1         25.9/26.9         Acc           Current Share ( > 50% FL)         -5         5         5         %FL           Proportional Current Share with CP2500DC54TEZ-F- converter ( > 50% FL)         -7         %FL         %FL           Coursel Right to 20MHz) pandwidth, load > 1A)         RMS (SHz to 20MHz)         Your         100         mV <sub>mm</sub> RMS (SHz to 20MHz) peak-to-Peak (SHz to 20MHz)         Your         0         5,000         mV <sub>mm</sub> External Bulk Load Capacitance         Cout         0         5,000         mF           Turn-On (monotonic turn-ON from 30 –100% of Vnom above 5°C)         5         5         8           Rise Time - PMBus mode Rise Time - RS-485 mode?         T         100         ms           Output Overshoot         Vour         5         5         s           AU         Vour         2.5         Vour         50         %FL           AV, Vac < 285uc	Overall regulation (line load temperature aging)		-1	0 1	+1	
- Set by PC Output Current* - @ 1400W (100 - 120Vac), S4V/S2V		V <sub>OUT</sub>				70
Output Current* - (a) 1400W (100 - 120Vac), \$44\/52V						$V_{DC}$
Goodwig (200 – 240V <sub>ac</sub> ), 54V/52V			1			
Current Share ( > 50% FL)         5         %FL           Proportional Current Share with CP2500DCS4TEZ-F converter (> 50% FL)         \$7         \$8FL           Output Ripple ( 20MHz bandwidth, load > 1A)         \$WS (514z to 20MHz)         \$0         100         \$MV <sub>PP</sub> RMS (514z to 20MHz)         \$96         \$100         \$MV <sub>PP</sub> Pash-to-Peak (514z to 20MHz)         \$96         \$MV <sub>PP</sub> Psophometric Noise         \$0         \$5,000         \$MV <sub>PP</sub> External Bulk Load Capacitance         \$Cout         \$0         \$5,000         \$MV <sub>PP</sub> Turn-On (monotonic turn-ON from 30 – 100% of Vnom above \$°C)         \$1         \$100         \$MS           Rise Time - PMBus mode         T         \$1         \$100         \$MS           Rise Time - PMBus mode         T         \$1         \$100         \$MS           Rise Time - PMBus mode         T         \$1         \$100         \$MS           Load Step Response ( Iossarar) = 2.5A; ramp 1A/µs)         \$1         \$100         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$5         \$6 <td< td=""><td></td><td>I<sub>Out</sub></td><td>l i</td><td></td><td></td><td><math>A_{DC}</math></td></td<>		I <sub>Out</sub>	l i			$A_{DC}$
Proportional Current Share with CP2500DC54TEZ-F converter (> 50% FL)  Output Ripple (20MHz) bandwidth, load > 1A)  RMS (5Hz to 20MHz) Peak-to-Peak (5Hz to 20MHz) Pesch-to-Peak (5Hz to 20MHz) Pout 1000 mF Pout 1000 ms Pout 2 % Pout 2 5 % Pout 3000 Power limit (a) high line down to 52V <sub>DC</sub> Power limit (a) low line down to 52V <sub>DC</sub> Power limit (a) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> Power limit (b) low line dow			_5			% E1
Converter (> 50% FL)  Output Ripple (20MHz bandwidth, load > 1A) RMS (5Hz to 20MHz) Peak-to-Peak (5Hz to 20MHz) Power tric Noise  External Bulk Load Capacitance  Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C) Delay Rise Time - PMBus mode Rise Time - RS-485 mode? Output Overshoot  Load Step Response ( I <sub>OSTART</sub> > 2.5A; ramp IA/µs) AI AV, Vac < 285ac AV, Vac < 285ac AV, Vac < 285ac AV, Vac > 285ac AV, V			-5		3	701 L
Output Ripple ( 20MHz) bandwidth, load > 1A)       NMS (SHz to 20MHz)       100       mV <sub>rms</sub> Peak-to-Peak (SHz to 20MHz)       9°       mV <sub>Pp</sub> Psophometric Noise       Cour       0       5,000       mF         Turn-On (monotonic turn-ON from 30 – 100% of Vnom above \$°C)       5       s       s         Delay       5       5       s       s         Rise Time – PMBus mode       T       100       ms       ms         Rise Time – PMBus mode       T       100       ms       ms         Rise Time – PMBus mode       T       100       ms       ms         Rise Time – PMBus mode       T       100       ms       ms         Rise Time – PMBus mode       T       100       ms       ms         Rise Time – PMBus mode       T       100       ms       ms         Output Overshoot       Vour       2       %       5       s       s         Load Step Response ( lostart > 25A; ramp 1A/µs)       I lout       50       %FL       Vour       2.5       %       %       Mpc         Load Step Response Time       Vour       2.5       Vour       4.0       Vour       Vour       Vour       Vour       Vour				<7		%FL
RMS (SHz to 20MHz) Peak-to-Peak (SHz to 20MHz) Pesphometric Noise External Bulk Load Capacitance  External Bulk Load Capacitance  Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C) Delay Rise Time – PMBus mode Rise Time – RS-485 mode? Output Overshoot  Load Step Response ( I <sub>OSTART</sub> > 2.5A; ramp 1A/µs) Al AV, Vac < 285ac AV, Vac < 285ac AV, Vac < 285ac AV, Vac < 285ac AV, Vac 2 285ac AV, Vac 3 285ac AV, Vac 4 1400 AV, Vac 2 285ac AV, Vac 3 285ac AV, Vac 4 1400 AV, Vac 2 285ac AV, Vac 3 285ac AV, Vac 3 285ac AV, Vac 4 1400 AV, Vac 2 285ac AV, Vac 3 285ac AV,						
Peak-to-Peak (SHz to 20MHz)	, , , , , , , , , , , , , , , , , , , ,				100	m\/
Psophometric Noise	1	$V_{OUT}$				
External Bulk Load Capacitance  Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C)  Delay  Delay  Rise Time – PMBus mode  Rise Time – PS-485 mode?  Output Overshoot  Load Step Response ( lostarit > 2.5A; ramp 1A/µs)  Al  AV, Vac < 285ac  AV, Vac < 285ac  AV, Vac ≥ 285ac  Response Time  T  Quir  Overload - Power limit @ high line down to 52Vpc  Power limit @ low line down to 52Vpc  High line current limit if Vout > 41.5Vpc  Low line current limit of Vout > 41.5Vpc  High line current limit of Vout > 41.5Vpc  Low line current limit of Vout > 41.5Vpc  Robert of the module within a limit over limit of vout > 41.5Vpc  Low line current limit of Vout > 41.5Vpc  Robert of the module within a limit over limit of vout > 41.5Vpc  Robert of the module within a limit over limit of vout of the limit over limit of vout of the limit over li						
Turn-On (monotonic turn-ON from 30 – 100% of Vnom above 5°C) Delay Rise Time – PMBus mode Rise Time – PMBus mode Rise Time – PMBus mode Rise Time – PS-485 mode? Output Overshoot  Load Step Response ( losTART > 2.5A; ramp 1A/μs) Δ1 ΔV, V <sub>AC</sub> < 285 <sub>AC</sub> ΔV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time  T 2 ms Overload - Power limit @ high line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 41.5V <sub>DC</sub> Low line current limit if V <sub>Out</sub> > 45.5  Vout Vout Vout Vout Vout Vout Vout Vou		-	0			
above 5°C) Delay Rise Time - PMBus mode Rise Time - RS-485 mode? Output Overshoot  Load Step Response (I <sub>O,START</sub> > 2.5A; ramp 1A/µs) AI  AV, V <sub>AC</sub> < 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time T  Overload - Power limit @ high line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart at tempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout T  T  100 100 100 5 5 5 5 5 5 5 5 5 6 7 00 6 7 100 100		Cour	U		5,000	m-
Delay Rise Time – PMBus mode Rise Time - RS-485 mode <sup>7</sup> Output Overshoot  Load Step Response (I <sub>O.START</sub> > 2.5A; ramp 1A/μs) ΔI ΔV, V <sub>AC</sub> < 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time  Overload - Power limit @ high line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> > 41.5V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  T 10ut 10ut 10ut 10ut 10ut 10ut 10ut 10ut	,					
Rise Time - PMBus mode Rise Time - PMBus mode Rise Time - PMBus mode Rise Time - RS-485 mode? Output Overshoot  Load Step Response (IoSTART > 2.5A; ramp 1A/µs) AI  ΔV, VAC < 285AC ΔV, VAC ≥ 285AC AV, VAC ≥ 285AC Response Time  Overload - Power limit @ high line down to 52Vbc High line current limit if Vout > 41.5Vbc High line current limit if Vout < 41.5Vbc Low line current limit if Vout < 41.5Vbc Tout	·			_		
Rise Time - RS-485 mode? Output Overshoot  Load Step Response (Io_START > 2.5A; ramp IA/µs) Al AV, VAx < 285xc AV, VAx ≥ 285xc AV, VAx ≥ 285xc Response Time  Overload - Power limit @ high line down to 52Vpc Power limit @ low line down to 52Vpc High line current limit if Vout > 41.5Vpc High line current limit if Vout < 41.5Vpc Low line current limit Output shutdown (commences as voltage decays below this level) System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  Isou  Iout  Iout  Jout  J		_				
Output Overshoot       Vout       2       %         Load Step Response (Io,START > 2.5A; ramp 1A/µs)       IouT       50       %FL         ΔI       AV, VAc < 285ac		l l				
Load Step Response (I <sub>OSTART</sub> > 2.5A; ramp IA/µs)		.,		5		
All AV, V <sub>AC</sub> < 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time  Overload - Power limit @ high line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Output shutdown (commences as voltage decays below this level)  System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vour  Isolation Vour Jour 1000  Pour 1400 Pour 3000 Pour 1400 Pour 3000 Pour 1400 Pour 3000 Pour 3000 Pour 1400 Pour 3000	<u>'</u>	V <sub>OUT</sub>			2	%
AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time  Overload - Power limit @ high line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> > 41.5V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit output shutdown (commences as voltage decays below this level) System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  Vout Coverted Pout 1400 Pout 1400 Pout 1400 Pout 1400 Vout 36 Abc Abc Abc Abc Abc Vout Vout 39 Vbc Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout Sout T 20 Covertemperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)						
AV, V <sub>AC</sub> ≥ 285 <sub>AC</sub> Response Time  Overload - Power limit (a) high line down to 52V <sub>DC</sub> Power limit (a) low line down to 52V <sub>DC</sub> Power limit (b) low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit Output shutdown (commences as voltage decays below this level) System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  T  4.0  Pout 14.0  Pout 14.0  Pout 3000 Pout 14.0  Pout 3000 Pout 14.0  Pout 3000 Pout 14.0  Pout 36  Pout 4.0  Vout 39  Vout 30  Vou					50	· ·
Response Time  Overload - Power limit @ high line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> > 41.5V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit out limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 42.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 45.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 45.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 45.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 45.5V <sub>DC</sub> Low line current limit if V <sub>out</sub> < 45.5V <sub>DC</sub>						
Overload - Power limit @ high line down to 52Vpc Power limit @ low line down to 52Vpc High line current limit if Vout > 41.5Vpc High line current limit if Vout < 41.5Vpc Low line current limit if Vout < 41.5Vpc Low line current limit Output shutdown (commences as voltage decays below this level)  System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Pout 3000 Pout 1400 NDC  NDC  Vout 36 ADC						
Power limit @ low line down to 52V <sub>DC</sub> High line current limit if V <sub>out</sub> > 41.5V <sub>DC</sub> High line current limit if V <sub>out</sub> < 41.5V <sub>DC</sub> Low line current limit Output shutdown (commences as voltage decays below this level) System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Pout 36 28.3 Aoc Aoc Vout 29 39 Voc  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout > 65 Voc  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  The commencement of shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)				2		
High line current limit if Vout > 41.5Vpc High line current limit if Vout < 41.5Vpc Low line current limit if Vout < 41.5Vpc Low line current limit Output shutdown (commences as voltage decays below this level)  System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Yout  58.3  ADC ADC ADC ADC ADC ADC ADC ADC ADC AD						
High line current limit if Vout < 41.5Vpc Low line current limit Output shutdown (commences as voltage decays below this level) System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  36 28.3  Vout 28.3  Vout 39  Vpc  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout  > 65  Vpc  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  36  28.3  Vout  39  Vpc  Vpc  Vpc  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Over-temperature warning (prior to commencement of shutdown)  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Over-temperature warning (prior to commencement of shutdown)  Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)		Pout				
Low line current limit Output shutdown (commences as voltage decays below this level)  System power up  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  System 28.3  Vout 10pon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout  Vout  > 65  VDC  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  5  20  °C  NDC						
Output shutdown (commences as voltage decays below this level)  System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  Yout  Yout  Yout  > 65  Voc  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  **Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)		Гоит				$A_{DC}$
this level) System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout			28.3			Adc
System power up  Upon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vipon insertion the power supply will delay an overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout  > 65  VDC  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)		Vout			39	Vpc
overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Overload shutdown for 20 seconds allowing for the insertion and startup of multiple modules within a system.  Vout  > 65  VDC  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  T  20  0C  10  VDC  OC  SOO  VDC  VDC  VDC  VDC  VDC  VDC  VDC  V	1					
Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown Latched shutdown Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Instruction and startup of multiple modules within a system.	System power up					
Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown  Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  System.  Vout						
Overvoltage - 200ms delayed shutdown Immediate shutdown Latched shutdown  Cover-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  Solot  Vout  Solot  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  T  Solot  Solot  VDC  VDC  VDC  VDC  VDC  VDC  VDC  VD		insertion ar	nd startup o	f multiple	e modules wi	thin a
Immediate shutdown Latched shutdown  Latched shutdown  Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Vout  > 65  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  5 20 10 VDC		system.				T
Latched shutdown  Latched shutdown  Over-temperature warning (prior to commencement of shutdown)  Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.  Three restart attempts are implemented within a 1 minute window prior to a latched shutdown.		Vour			< 65	V <sub>2.2</sub>
Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  Minute window prior to a latched shutdown.  T  20 10  °C 10  VDC	Immediate shutdown					
Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  V  5 20 10 VDC	Latched shutdown					nin a 1
Over-temperature warning (prior to commencement of shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  V  5 20 10 VDC		minute win	idow prior t	<u>o a latch</u> e	<u>ed shutdow</u> n.	
Shutdown) Shutdown (below the max device rating being protected) Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  V  T  20 10 VDC	Over-temperature warning (prior to commencement of					
Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  VDC	shutdown)					00
Restart attempt Hysteresis (below shutdown level)  Isolation Output-Chassis (Standard, non-POE compliant)  VDC	Shutdown (below the max device rating being protected)	'				C
Isolation Output-Chassis (Standard, non-POE compliant) 500 V <sub>DC</sub>				10		
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	500			$V_{DC}$
	Output-Chassis/Signals (POE compliant per IEEE802.3)	\ \ \	2250			$V_{DC}$



### **Electrical Specifications** (continued)

**5V<sub>DC</sub> Auxiliary output** 

Parameter	Symbol	Min	Тур	Max	Unit
Output Voltage Setpoint	$V_{OUT}$		5		$V_{DC}$
Overall Regulation (line, load, temperature, aging) – design goal		-3		+3	%
Output Current (regulates to 0A but may not meet all requirements)		0.005		0.75	Α
Ripple and Noise (20mHz bandwidth)			50	100	$mV_{p-p}$
Load Step Response (ramp 0.5A/µs)					
ΔΙ	I <sub>OUT</sub>		0.375		Α
ΔV; (0.375 – 0.75A)	Vout		0.1		$V_{DC}$
Response Time	Т		2		ms
Over-voltage Clamp				6	$V_{DC}$
Over-current Limit		110		175	%FL
Isolation from the main output		500 /			Vdc
STD / POE compliant		2250			
Isolation from frame ground		50		·	Vdc

### **General Specifications**

Parameter	Min	Тур	Max	Units	Notes					
Reliability		450,00		Hours	Full load, 25°C; MTBF per SR232 Reliability protection for electronic equipment, issue 2, method I, case III,					
Service Life		10		Years	Full load, excluding fans					
Unpacked Weight		2.18/4.8		Kgs/Lbs						
Packed Weight		2.45/5.4		Kgs/Lbs	bs					
Heat Dissipation 100 Watts or 341 BTUs @ 80% load, 153 Watts or 522 BTUs @ 100% load										

### **Feature Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. Signals are referenced to Logic\_GRD unless noted otherwise. Fault, PFW, OTW, SMBAlert#, and Power capacity need to be pulled HI through external pull-up resistors.

Parameter	Symbol	Min	Тур	Max	Unit
Remote ON (should be connected to Logic_GRD)	\/	1 /		5	\/
54V output OFF	V <sub>оит</sub>	1.4	_	5	$V_{DC}$
54V output ON	$V_{OUT}$	0	_	0.8	$V_{DC}$
Margining (through adjusting Vcontrol)		44		58	$V_{DC}$
Voltage control range	$V_{control}$	0		3.3	$V_{DC}$
Programmed output voltage range	$V_{OUT}$	42		58	$V_{DC}$
Voltage adjustment resolution (8-bit A/D)	V <sub>control</sub>		3.3		$mV_{DC}$
Output configured to 54V <sub>DC</sub>	$V_{control}$	3.0		3. 3	$V_{DC}$
Output configured to 44V <sub>DC</sub>	$V_{control}$	0		0.1	$V_{DC}$
INTERRUPT [short pin controls 54V <sub>DC</sub> output - ]					
referenced to VOUT( - )					
54V output OFF	$V_{control}$	1.4	_	5	$V_{DC}$
54V output ON	$V_{control}$	0	_	0.8	$V_{DC}$
Module Present [Resistor connected to Logic_GRD internally]			500		Ω
Write protect enabled	V	1	_	5	$V_{DC}$
Write protect disabled	V	0	_	0.8	$V_{DC}$
Over Temperature Warning (OTW) Logic HI (temperature normal)	V	0.7V <sub>DD</sub>	_	12	$V_{DC}$
Sink current	I	_	_	5	mA
Logic LO (temperature is too high)	V	0	_	0.4	$V_{DC}$



## Feature Specifications (continued)

Parameter	Symbol	Min	Тур	Max	Unit
Fault Logic HI (No fault is present)	V	0.7V <sub>DD</sub>	_	12	$V_{DC}$
Sink current	I		_	5	mA
Logic LO (Fault is present)	V	0		0.4	$V_{DC}$
SMBAlert# (Alert#_0, Alert#_1) Logic HI (No Alert - normal)	V	$0.7V_{\text{DD}}$	_	12	$V_{DC}$
Sink current	I		_	5	mA
Logic LO (Alert is set)	V	0	_	0.4	$V_{DC}$
Power Capacity Logic HI	V	$0.7V_{DD}$	_	12	$V_{DC}$
Logic LO	V	0	_	0.4	$V_{DC}$
Reset Logic HI	V	$0.7V_{DD}$	_	12	$V_{DC}$
Logic LO	V	0		0.4	$V_{DC}$
Protocol select Logic HI - Analog/PMBus™ mode	V <sub>IH</sub>	2.7	_	3.5	$V_{DC}$
Logic LO – DSP reprogram mode	V <sub>IL</sub>	0	_	0.4	$V_{DC}$

## **Digital Interface Specifications**

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input Logic High Voltage (CLK, DATA)		V	1.5		3.6	V <sub>DC</sub>
Input Logic Low Voltage (CLK, DATA)		V	0		0.8	V <sub>DC</sub>
Input high sourced current (CLK, DATA)		1	0		10	μΑ
Output Low sink Voltage (CLK, DATA, SMBALERT#)	I <sub>OUT</sub> =3.5mA	V			0.4	$V_{DC}$
Output Low sink current (CLK, DATA, SMBALERT#)		I	3.5			mA
Output High open drain leakage current (CLK,DATA, SMBALERT#)	V <sub>OUT</sub> =3.6V	I	0		10	μΑ
PMBus Operating frequency range	Slave Mode	FPMB	10		400	kHz
Measurement System Characteristics						
Clock stretching		$T_{\text{stretch}}$			25	ms
I <sub>ουτ</sub> measurement range	Direct	$I_{rng}$	0		50 <sup>8</sup>	A <sub>DC</sub>
I <sub>оит</sub> measurement accuracy 25°C		I <sub>out(acc)</sub>	-2.5		+2.5	% of FL
V <sub>OUT</sub> measurement range	Direct	$V_{out(rng)}$	0		70	$V_{DC}$
V <sub>оит</sub> measurement accuracy <sup>9</sup>		$V_{out(acc)}$	-1		+]	%
Temp measurement range	Direct	Temp <sub>(rng)</sub>	0		150	°C
Temp measurement accuracy <sup>10</sup>		Temp <sub>(acc)</sub>	-5		+5	%
V <sub>IN</sub> measurement range	Direct	$V_{in(rng)}$	0		320	$V_{AC}$
V <sub>IN</sub> measurement accuracy		$V_{in(acc)}$	-1.5		+1.5	%
P <sub>IN</sub> measurement range	Direct	P <sub>in(rng)</sub>	0		3000	Win
P <sub>IN</sub> measurement accuracy <sup>11</sup>		P <sub>in(acc)</sub>	-3.5		+3.5	%
Fan Speed measurement range	Direct		0		30k	RPM
Fan Speed measurement accuracy			-10		10	%
Fan speed control range	Direct		0		100	%
Device Addressing						
	Module 1	$V_{unitadr}$	2.3	2.477	3.3	$V_{DC}$
Unit address [reference: \/ / \]	Module 2	$V_{unitadr}$	1.6	1.925	2.2	$V_{DC}$
Unit address [reference: V <sub>оит</sub> ( - )]	Module 3	$V_{unitadr}$	0.9	1.243	1.5	$V_{DC}$
	Module 4	$V_{unitadr}$	0	0.654	0.8	$V_{DC}$



# **Digital Interface Specifications** (continued)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
	Shelf 1	V <sub>shelfadr</sub>	3.0	3.3	3.45	$V_{DC}$
	Shelf 2	V <sub>shelfadr</sub>	2.7	2.86	2.97	$V_{DC}$
	Shelf 3	V <sub>shelfadr</sub>	2.18	2.4	2.56	$V_{DC}$
Shelf address [reference: V <sub>OUT</sub> ( - )]	Shelf 4	V <sub>shelfadr</sub>	1.73	1.96	2.14	$V_{DC}$
Shell address [reference. Vout ( - )]	Shelf 5	V <sub>shelfadr</sub>	1.29	1.50	1.70	$V_{DC}$
	Shelf 6	V <sub>shelfadr</sub>	0.84	1.10	1.25	$V_{DC}$
	Shelf 7	V <sub>shelfadr</sub>	0.30	0.60	0.80	$V_{DC}$
	Shelf 8	Vshelfadr	0	0.01	0.25	$V_{DC}$

## **Environmental Specifications**

Parameter	Min	Тур	Max	Units	Notes		
Ambient Temperature	-40 <sup>12</sup>		45 <sup>13</sup>	°C	Air inlet from sea level to 5,000 feet.		
Storage Temperature	-40		85	°C			
Operating Altitude			1524/5000	m/ft			
Non-operating Altitude			8200/30k	m/ft			
Power Derating with Temperature			2.0	%/°C	45°C to 75°C <sup>14</sup>		
Power Derating with Altitude			2.0	°C/305 m	Above 1524/5000 m/ft; 3962/13000 m/		
				°C/1000 ft	ft max		
Acoustic noise		55		dbA	Full load		
Over Temperature Protection		125/110		°C	Shutdown / restart [internally measured points]		
Humidity							
Operating	5		95	%	Relative humidity, non-condensing		
Storage	5		95	%	Relative Hulffluity, Horr-condensing		
Shock and Vibration Meets IPC 9592 Class II, Section 5 requirements							



### **EMC**

Parameter	Function	Standard	Level	Criteria¹⁵	Test
Conducted emissions AC input		EN55032, FCC part 15 EN61000-3-2 Telcordia GR1089-CORE	А		0.15 – 30MHz 0 – 2 KHz
	Radiated emissions	EN55032	А		30 – 10000MHz
	Line sags and	EN61000-4-11		А	-30%, 10ms
	interruptions			В	-60%, 100ms
				В	-100%, 5sec
		Output will stay above 40V <sub>DC</sub> @ full load		А	25% line sag for 2 seconds
AC Input Immunity		Sag must be higher than 80Vrms.		А	1 cycle interruption
	Lightning surge	EN61000-4-5, Level 4,		А	4kV, common mode
		1.2/50µs – error free		А	2kV, differential mode
		ANSI C62.41 - level A3		В	6kV, common & differential
	Fast transients	EN61000-4-4, Level 3		А	5/50ns, 2kV (common mode)
	Conducted RF fields	EN61000-4-6, Level 3	А		130dBµV, 0.15-80MHz, 80% AM
Enclosure immunity	Radiated RF fields	EN61000-4-3, Level 3	А		10V/m, 80-1000MHz, 80% AM
		ENV 50140	А		
	ESD	EN61000-4-2, Level 4	В		8kV contact, 15kV air



#### **Characteristic Curves**

The following figures provide typical characteristics for the CP3000AC54TE rectifier and 25°C.




Figure 1. Rectifier Efficiency versus Output Current.




Figure 3.  $54V_{DC}$  output: Power limit, Current limit and shutdown profile at  $V_{IN}$  =  $90V_{AC}$ 




Figure 5.  $54V_{DC}$  output ripple and noise, full load,  $V_{IN}$  =  $185V_{AC}$ 




Figure 2.  $54V_{DC}$  output: Power limit, Current limit and shutdown profile at  $V_{IN}$  =  $185V_{AC}$ 




Figure 4.  $54V_{DC}$  output: Output power derating based on input voltage




Figure 6.  $5V_{DC}$  output ripple and noise, all full load,  $V_{IN}$  =  $185V_{AC}$ 



### **Characteristic Curves** (continued)

The following figures provide typical characteristics for the CP3000AC54TE rectifier and 25°C.




Figure 7. Transient response  $54V_{DC}$  load step 2.5 – 27.2A,  $V_{IN}$  =  $185V_{AC}$ 




Figure 9.  $54V_{DC}$  soft start, no-load & full load,  $V_{IN}$ = $185V_{AC}$  -  $I^2C$  mode




Figure 11. Ride through missing 1 cycle, full load, V<sub>IN</sub> = 230V<sub>AC</sub>




Figure 8. Transient response 54V<sub>DC</sub> load step 27.2 – 2.5A, V<sub>IN</sub> = 185V<sub>AC</sub>.




Figure 10.  $54V_{DC}$  soft start, full load,  $V_{IN} = 185V_{AC}$  - RS485 mode





Figure 12. PFW alarmed 19.6ms prior to Vo < 40V, output load: 38A,  $V_{\rm IN}$  = 185 $V_{\rm AC}$ 

**OUTPUT VOLTAGE** 



### **Timing diagrams**

Response to input fluctuations



 $\Pi$  – ride through time

T2 – hold up time

T3 – delay time

T4 – rise time

T5 – power fail warning

INPUT LED



#### **Control and Status**

The Rectifier provides two means for monitor/control: analog or PMBus $^{TM}$ .

Details of analog control and the PMBus™ based protocol are provided in this data sheet.

#### Signal Reference

Unless otherwise noted, all signals are referenced to Logic\_GRD. See the Signal Definitions Table at the end of this document for further description of all the signals.

Logic\_GRD is isolated from the main output of the power supply for PMBus communications.

Communications and the 5V standby output are not connected to main power return (Vout(-)) and can be tied to the system digital ground point selected by the user.

Logic\_GRD is capacitively coupled to Frame\_GRD inside the power supply. The maximum voltage differential between Logic\_GRD and Frame\_GRD should be less than  $100V_{DC}$ .

#### **Control Signals**

**Remote ON:** Controls the main  $54V_{DC}$  output when either analog control or PMBus protocols are selected, as configured by the Protocol pin. This pin must be pulled low to turn ON the rectifier. The rectifier will turn OFF if either the Remote ON or the INTERLOCK pin is released. Remote ON is referenced to Logic\_GRD.

**INTERLOCK:** This is a shorter pin utilized for hot-plug applications to ensure that the rectifier turns OFF before the power pins are disengaged. It also ensures that the rectifier turns ON only after the power pins have been engaged. Must be connected to V\_OUT ( - ) for the rectifier to be ON.

**Margining:** The  $54V_{DC}$  output can be adjusted between  $44-58V_{DC}$  by a control voltage on the Margin pin. This control voltage can be generated either from an external voltage source, or by forminga voltage divider between 3.3V and Logic\_GRD, as shown in Fig. 13. The power supply

includes the high side pull-up  $10k\Omega$  resistor to  $3.3V_{DC}$ . Connecting a resistor between the margin pin and Logic\_GRD will complete the divider.

An open circuit, or a voltage level >  $3.0V_{DC}$ , on this pin sets the main output to the factory default setting of  $54V_{DC}$ .

Hardware margining is only effective until software commanded output voltage changes are not executed. Software commanded output voltage settings permanently override the hardware margin setting until power to the internal controller is interrupted, for example if input power or bias power is recycled.

The controller always restarts into its default configuration, programmed to set the output as instructed by the margin pin. Subsequent software commanded settings permanently override the margin pin. Adding a resistor between margin and Vout(-) is an ideal way of changing the factory set point of the rectifier to whatever voltage level is desired by the user.

**Module Present Signal:** This signal has dual functionality. It can be used to alert the system when a rectifier is inserted. A  $500\Omega$  resistor is present in series between this signal and Logic\_GRD. An external pullup should not raise the voltage on the pin above  $0.25V_{DC}$ . When the voltage on this pin exceeds  $1V_{DC}$ , the write\_protect feature of the EEPROM is enabled.




Figure 13. Diagram showing how output can be margined using Vcontrol adjustment.



**8V\_INT:** Single wire connection between modules, Provides bias to the DSP of an unpowered module.

**Reset:** This is a PCA9541 multiplexer function utilized during PMBus communications. If momentarily grounded (Logic\_GRD), the multiplexer would reset itself.

Unit Address: Each module has an internal  $10k\Omega$  resistor pulled up between unit\_address and  $3.3V_{DC}$ . A resistor between unit\_address and Vout(-) sets the appropriate unit address.

			I <sup>2</sup> C address			
Rectifier	Resistor Value	Vprog	A1	AO		
1	30K	2.477	0	0		
2	14K	1.925	0	1		
3	6K	1.243	1	0		
4	2.5K	0.654	654 1			

**Shelf Address:** A voltage between the shelf address pin and Vout(-), configures up to 8 different shelves. Since PMBus addressing is limited to a maximum of 8 modules, the shelf address is decoded into either shelf 0 or shelf 1.

Shelf_address	1	2	3	4
Maximum voltage	3.45	2.97	2.56	2.14
Nominal voltage	3.30	2.86	2.4	1.96
Minimum voltage	3.00	2.60	2.18	1.73
Address bit- A2	0	1	0	1

Shelf_address	5	6	7	8
Maximum voltage	1.70	1.25	0.80	0.25
Nominal voltage	1.50	1.10	0.60	0.01
Minimum voltage	1.29	0.84	0.30	0
Address bit- A2	0	1	0	1

#### **Status Signals**

**Power Capacity:** A HI on this pin indicates that the rectifier delivers high line rated output power; a LO indicates that the rectifier is connected to low line configured for 1400W operation.

**Power Fail Warning:** This signal is HI when the main output is being delivered and goes LO for the duration listed in this data sheet prior to the output decaying below the listed voltage level.

**Fault:** This signal goes LO for any failure that requires rectifier replacement. These faults may be due to:

- Fan failure
- Over-temperature warning
- Over-temperature shutdown
- Over-voltage shutdown
- Internal Rectifier Fault

#### **Digital Feature Descriptions**

**PMBus™ compliance:** The power supply is fully compliant to the Power Management Bus (PMBus™) rev1.2 requirements with the following exceptions:

The power supply continuously updates its STATUS and ALARM registers to the latest state in order to capture the 'present' state of the power supply. There are a number of indicators, such as those indicating a communications fault (PEC error, data error) that do not get cleared until specifically instructed by the host controller sending a clear\_faults command. A 'bit' indicator notifies the user if the STATUS and ALARM registers changed since the last 'read' by the host controller.

For example, if a voltage surge causes a momentary shutdown for over voltage the power supply will automatically restart if the 'auto\_restart' feature is invoked. During the momentary shutdown the power supply issues an Alert# indicating to the system controller that a status change has occurred. If the system controller reads back the STATUS and ALARM registers while the power supply is shut down it will get the correct fault condition. However, inquiry of the state of the power supply after the restart event would indicate that the power supply is functioning correctly. The STATUS and ALARM indicators did not freeze at the original shutdown state and so the reason for the original Alert# is erased. The restart 'bit' would be set to indicate that an event has occurred.



The power supply also clears the STATUS and ALARM registers after a successful read back of the information in these registers, with the exception of communications error alarms. This automated process improves communications efficiency since the host controller does not have to issue another clear\_faults command to clear these registers.

**Dual, redundant buses:** Two independent I<sup>2</sup>C lines provide true communications bus redundancy and allow two independent controllers to sequentially control the power supply. For example, a short or an open connection in one of the I<sup>2</sup>C lines does not affect communications capability on the other I<sup>2</sup>C line.

Failure of a 'master' controller does not affect the power supplies and the second 'master' can take over control at any time.

Using the PCA9541 multiplexer: Transition between the two I<sup>2</sup>C lines is provided by the industry standard PCA9541 I<sup>2</sup>C master selector multiplexer. Option 01 of the device code is supplied which, upon start-up, connects channel 0 to the power supply. In this fashion applications using only a single I<sup>2</sup>C line can immediately start talking across the bus without first requiring to reconfigure the multiplexer.

Control can be taken over at any time by a specific 'master' even during data transmission to the other 'master'. The 'master' needs to be able to handle incomplete transmissions in the multi-master environment in case switching should commence in the middle of data transmission.




Figure 14. Diagram showing conceptual representation of the dual I<sup>2</sup>C bus system

Master/Slave: The 'host controller' is always the MASTER. Power supplies are always SLAVES. SLAVES cannot initiate communications or toggle the Clock. SLAVES also must respond expeditiously at the command of the MASTER as required by the clock pulses generated by the MASTER.

Clock stretching: The 'slave' µController inside the power supply may initiate clock stretching if it is busy and it desires to delay the initiation of any further communications. During the clock stretch the 'slave' may keep the clock LO until it is ready to receive further instructions from the host controller. The maximum clock stretch interval is 25ms.

The host controller needs to recognize this clock stretching, and refrain from issuing the next clock signal, until the clock line is released, or it needs to delay the next clock pulse beyond the clock stretch interval of the power supply.

Note that clock stretching can only be performed after completion of transmission of the 9th ACK bit, the exception being the START command.




Figure 15. Example waveforms showing clock stretching

**Communications speed:** Both 100kHz and 400kHz clock rates are supported. The power supplies default to the 100kHz clock rate.

Packet Error Checking: The power supply will not respond to commands without the trailing PEC. The integrity of communications is compromised if packet error correction is not employed. There are many functional features, including turning OFF the main output, that require validation to ensure that the correct command is executed.



PEC is a CRC-8 error-checking byte, based on the polynomial  $C(x) = x^8 + x^2 + x + 1$ , in compliance with PMBus<sup>TM</sup> requirements. The calculation is based in all message bytes, including the originating write address and command bytes preceding read instructions. The PEC is appended to the message by the device that supplied the last byte.

**SMBusAlert#:** The power supply can issue SMBAlert# driven from either its internal micro controller ( $\mu$ C) or from the PCA9541 I²C bus master selector. That is, the SMBAlert# signal of the internal  $\mu$ C funnels through the PCA9541 master selector that buffers the SMBAlert# signal and splits the signal to the two SMBAlert# signal pins exiting the power supply. In addition, the PCA9541 signals its own SMBAlert# request to either of the two SMBAlert# signals when required.

**Non-supported commands:** Non supported commands are flagged by setting the appropriate STATUS bit and issuing an SMBAlert# to the 'host' controller.

**Data out-of-range:** The power supply validates data settings and sets the data out-of-range bit and SMBAlert# if the data is not within acceptable range.

SMBAlert# triggered by the µC: The µC driven SMBAlert# signal informs the 'master/host' controller that either a STATE or ALARM change has occurred. Normally this signal is HI. The signal will change to its LO level if the power supply has changed states and the signal will be latched LO until the power supply receives a 'clear' instruction as outlined below. If the alarm state is still present after the 'clear\_faults' command has been received, then the signal will revert back into its LO level again and will latch until a subsequent 'clear' signal is received from the host controller.

The signal will be triggered for any state change, including the following conditions;

- VIN under or over voltage
- Vout under or over voltage

- IOUT over current
- Over Temperature warning or fault
- Fan Failure
- Communication error
- PFC error
- Invalid command
- Internal faults

The power supply will clear the SMBusAlert# signal (release the signal to its HI state) upon the following events:

- Completion of a 'read\_status' instruction
- Receiving a CLEAR\_FAULTS command
- The main output recycled (turned OFF and then ON) via the REMOTE ON signal pin
- The main output recycled (turned OFF and then ON) by the OPERATION command

SMBAlert# triggered by the PCA9541: If clearing the Alert# signal via the clear\_faults or read back fails, then reading back the Alert# status of the PCA9541 will be necessary followed by clearing of the PCA9541 Alert#.

The PCA9541 can issue an Alert# even when single bus operation is selected where the bus master selector has not been used or addressed. This may occur because the default state of the PCA9541/01 integrated circuit issues Alert# to both I<sup>2</sup>C lines for all possible transitioning states of the device. For example, a RESET caused by a glitch would cause the Alert# to be active.

If the PCA9541 is not going to be used in a specific application (such as when only a single I²C line is utilized), it is imperative that interrupts from the PCA9541 are de-activated by the host controller. To deactivate the interrupt registers the PCA9541 the 'master' needs to address the PCA9541 in the 'write' mode, the interrupt enable (IE) register needs to be accessed and the interrupt masks have to be set to HI '1'. (Note: do not mask bit 0 which transmits Alert# from the power supply). This command setting the interrupt enable register of the PCA9541 is shown below;



Start		Unit Address								
1	7	6	5	4	3	2	1	0	1	
S	1	1	1	0	A2	A1	A0	0	Α	

<b>Command Code</b>	ACK	IE Register	Stop
8	1	8	
0x00	Α	0x0E	Р

There are two independent interrupt enable (IE) registers, one for each controller channel (I<sup>2</sup>C-0 and I<sup>2</sup>C-1). The interrupt register of each channel needs to be configured independently. That is, channel I<sup>2</sup>C-0 cannot configure the IE register of I<sup>2</sup>C-1 or vise-versa.

This command has to be initiated to the PC9541 only once after application of power to the device. However, every time a restart occurs the PCA9541 has to be reconfigured since its default state is to issue Alert# for changes to its internal status.

If the application did not configure the interrupt enable register the Alert# line can be cleared (deactivated), if it has been activated by the PCA9541, by reading back the data from the interrupt status registers (Istat).

Refer to the PCA9541 data sheet for further information on how to communicate to the PCA9541 multiplexer.

Please note that the PCA9541 does not support Packet Error Checking (PEC).

**Re-initialization:** The I<sup>2</sup>C code is programmed to reinitialize if no activity is detected on the bus for 5 seconds. Re-initialization is designed to guarantee that the I<sup>2</sup>C μController does not hang up the bus. Although this rate is longer than the timing requirements specified in the SMBus specification, it had to be extended in order to ensure that a reinitialization would not occur under normal transmission rates. During the few μseconds required to accomplish re-initialization the I<sup>2</sup>C μController may not recognize a command sent to it. (i.e. a start condition).

Global broadcast: This is a powerful command because it can instruct all power supplies to respond simultaneously in one command. But it does have a serious disadvantage. Only a single power supply needs to pull down the ninth acknowledge bit. To be certain that each power supply responded to the global instruction, a READ instruction should be executed to each power supply to verify that the command properly executed. The GLOBAL BROADCAST command should only be executed for write instructions to slave devices.

Note: The PCA9541 i<sup>2</sup>C master selector does not respond to the GLOBAL BROADCAST command.

Read back delay: The power supply issues the SMBAlert # notification as soon as the first state change occurred. During an event a number of different states can be transitioned to before the final event occurs. If a read back is implemented rapidly by the host a successive SMBAlert# could be triggered by the transitioning state of the power supply. In order to avoid successive SMBAlert# s and read back and also to avoid reading a transitioning state, it is prudent to wait more than 2 seconds after the receipt of an SMBAlert# before executing a read back. This delay will ensure that only the final state of the power supply is captured.

**Successive read backs:** Successive read backs to the power supply should not be attempted at intervals faster than every one second. This time interval is sufficient for the internal processors to update their data base so that successive reads provide fresh data.

**Device ID:** Address bits A2, A1, A0 set the specific address of the power supply. The least significant bit x (LSB) of the address byte configures write [0] or read [1] events. In a write command the system instructs the power supply. In a read command information is being accessed from the power supply.



	Address Bit							
7 6 5					3	2	1	0
PCA9541	1	1	1	0	A2	A1	Α0	R/W
Micro controller	1	0	0	0	A2	A1	A0	R/W
External EEPROM	1	0	1	0	A2	A1	AO	R/W
Global Broadcast 0 0 0 0 0 0 0							0	
MSB						LSB		

The **Global Broadcast** instruction executes a simultaneous write instruction to all power supplies. A read instruction cannot be accessed globally. The three programmable address bits are the same for all I<sup>2</sup>C accessible devices within the power supply.

#### **PMBus™ Commands**

Standard instruction: Up to two bytes of data may follow an instruction depending on the required data content. Analog data is always transmitted as LSB followed by MSB. PEC is mandatory and includes the address and data fields.

1	8	7		8		1			
S	Slave address		Wr	Α	Command Code		Α		
	8	1		8		1	8	1	1
Lov	v data byte	Α	High data byte			Α	PEC	Α	Р

☐ Master to Slave ☐ Slave to Master

SMBUS annotations; S – Start , Wr – Write, Sr – re-Start, Rd – Read, A – Acknowledge, NA – not-acknowledged, P – Stop

**Direct mode data format:** The Direct Mode data format is supported, where  $y = [mX + b] \times 10^R$ . In the equation, y is the data value from the controller and x is the 'real' value either being set or returned, except for  $V_{IN}$  and Fan speed, x is the data value from the controller and y is the 'real' value.

For example, to set the output voltage to  $50.45V_{DC}$ , Multiply the desired set point by the m constant,  $50.45 \times 400 = 20,180$ . Convert this binary number to its hex equivalent: 20,180b = 0x4ED4. The result is sent LSB=0xD4 first, then MSB=0x4E.

The constants are

FUNCTION	Operation	m	b	R
Output voltage Output voltage shutdown	Write / read	400	0	0
Output Current	read	4	0	0
Temperature	read	1	0	0
Input Voltage	read	1	75	0
Input Power	read	1	0	0
Fan Speed setting (%)	read	1	0	0
Fan speed in RPM	read	100	0	0

#### PMBus™ Command set:

Command	Hex Code	Data Field	Function
Operation	01	1	Output ON/ OFF
Clear_Faults	03	0	Clear Status
Vout_command	21	2	Set Vout
Vout_OV_fault_limit	40	2	Set OV fault limit
Read_status	D0	10	Read Status, V <sub>out</sub> , I <sub>out</sub> , T
LEDs test ON	D2	0	Test LEDs
LEDs test OFF	D3	0	
Enable_write	D6	0	Enable EEPROM write
Disable_write	D7	0	Disable EEPROM write
Inhibit_restart	D8	0	Latch upon failure
Auto_restart	D9	0	Hiccup
Isolation_test	DA	0	Perform isolation test
Read_input_string	DC	2	Read Vin and Pin
Read_firmware_rev	DD	3	Firmware revisions
Read_run_timer	DE	3	Accumulated ON state
Fan_speed_set	DF	3	Fan speed control
Fan_normal_speed	EO	0	Stop fan control
Read_fan_speed	El	4	Fan control & speed
Stretch_LO_25ms	E2	0	Production test feature

FUNCTION	DATA BYTE
Unit ON	0x80
Unit OFF	0x00



#### **Command Descriptions**

Operation (01h): By default the Power supply is turned ON at power up as long as REMOTE ON is active LO. The Operation command is used to turn the Power Supply ON or OFF via the PMBus. The data byte below follows the OPERATION command.

To **RESET** the power supply cycle the power supply OFF, wait at least 2 seconds, and then turn back ON. All alarms and shutdowns are cleared during a restart.

**Clear\_faults (03h):** This command clears information bits in the STATUS registers, these include:

- Isolation OK
- Isolation test failed
- Restarted OK
- Invalid command
- Invalid data
- PEC error

Vout\_Command (21h): This command is used to change the output voltage of the power supply. Changing the output voltage should be performed simultaneously to all power supplies operating in parallel using the Global Address (Broadcast) feature. If only a single power supply is instructed to change its output, it may attempt to source all the required power which can cause either a power limit or shutdown condition.

Software programming of output voltage overrides the set point voltage configured during power\_up. The program no longer looks at the 'margin pin' and will not respond to any hardware voltage setting. The default state cannot be accessed any longer unless power is removed from the DSP.

To properly hot-plug a power supply into a live backplane, the system generated voltage should get re-configured into either the factory adjusted firmware level or the voltage level reconfigured by the margin pin. Otherwise, the voltage state of the plugged in power supply could be significantly different than the powered system.

Voltage margin range: 42V<sub>DC</sub> – 58 V<sub>DC</sub>.

A voltage programming example: The task: set the output voltage to  $50.45V_{DC}$ .

The constants for voltage programming are: m = 400, b and R = 0. Multiply the desired set point by

the m constant,  $50.45 \times 400 = 20,180$ . Convert this binary number to its hex equivalent: 20,180b = 4ED4h. Transmit the data LSB first, followed by MSB,  $0 \times D44Eh$ .

**Vout\_OV\_fault\_limit (40h) :** This command sets the Output Overvoltage Shutdown level

#### Manufacturer-Specific PMBus™ Commands

Many of the manufacturer-specific commands read back more than two bytes. If more than two bytes of data are returned, the standard SMBusTM Block read is utilized. In this process, the Master issues a Write command followed by the data transfer from the power supply. The first byte of the Block Read data field sends back in hex format the number of data bytes, exclusive of the PEC number, that follows. Analog data is always transmitted LSB followed by MSB. A No-ack following the PEC byte signifies that the transmission is complete and is being terminated by the 'host'.

**Read\_status (D0h):** This 'manufacturer specific' command is the basic read back returning STATUS and ALARM register data, output voltage, output current, and internal temperature data in a single read.

1			8			1	8					1
S	Slave	e ac	ldress	Wr	. /	4	Command Code			le	Α	
1			8			1			8			1
Sr	Slav	e a	ddress	R	d	Α		Byte	cou	unt = :	9	Α
										_		
8	8	1	8		1		8	3	1			
Stat	:us-2	Α	Statu	s-1	Α	Α	lar	m-2	Α			
						-			_			_
3	3	1	8	3		1	1   8			1		
Alar	m-1	Α	Voltag	Voltage LSE		Α		Voltage MSB		Α		
							_					
8	В	1		8			1	8		1	1	
Cur	rent	Α	Temp	Temperatur			Α	PEC		NA	Р	

#### Status and alarm registers

The content and partitioning of these registers is significantly different than the standard register set in the PMBus<sup>TM</sup> specification. More information is provided by these registers and they are accessed rapidly, at once, using the 'multi parameter' read back scheme of this document. There are a total of four registers. All errors, 0 - normal, 1 - alarm.



#### Status-2

Bit	Title	Description
7	PEC Error	Mismatch between computed and transmitted PEC. The instruction has not been executed. Clear_Flags resets this register.
6	Will Restart	Restart after a shutdown = 1
5	Invalid Instruction	The instruction is not supported. An ALERT# will be issued. Clear_Flags resets this register.
4	Power Capacity	High line power capacity = 1
3	Isolation test failed	Information only to system controller
2	Restarted ok	Informs HOST that a successful RESTART occurred clearing the status and alarm registers
1	Data out of range	Flag appears until the data value is within range. A clear_flags command does not reset this register until the data is within normal range.
0	Remote ON pin HI	State of the REMOTE ON pin, HI = 1 = OFFI the data is within normal range

Isolation test failed: The 'system controller' has to determine that sufficient capacity exists in the system to take a power supply 'off line' in order to test its isolation capability. Since the power supply cannot determine whether sufficient redundancy is available, the results of this test are provided, but the 'internal fault' flag is not set.

#### Status-1

Bit	Title	Description
7	spare	
6	Isolation test OK	Isolation test completed successfully.
5	Internal fault	The power supply is faulty
4	Shutdown	
3	Service LED ON	ON = 1
2	External fault	the power supply is functioning OK
1	LEDs flashing	LEDs tested test ON = 1
0	Output ON	ON = 1

#### Alarm-2

Bit	Title	Description
7	Fan Fault	
6	No primary	No primary detected
5	Primary OT	Primary section OT
4	DC/DC OT	DC/DC section OT
3	Output voltage lower than bus	Internal regulation failure
2	Thermal sensor failed	Internal failure of a temperature sensing circuit
1	5V out_of_limits	Either OVP or OCP occurred
0	Power delivery	a power delivery fault occurred

**Power Delivery:** The power supply compares its internal sourced current to the current requested by the current share pin. If the difference is > 10A, a fault is issued.

#### Alarm-1

Bit	Title	Description
7	Unit in power limit	An overload condition that results in constant power
6	Primary fault	Indicates either primary failure or INPUT not present. Used in conjunction with bit-0 and Status_1 bits 2 and 5 to assess the fault.
5	Over temp. shutdown	One of the over_temperature sensors tripped the supply
4	Over temp warning	Temperature is too high, close to shutdown
3	In over current	Shutdown is triggered by low output voltage $< 39V_{DC}$ .
2	Over voltage shutdown	
1	Vout out_of_limits	Indication the output is not within design limits. This condition may or may not cause an output shutdown.
0	Vin out_of_limits	The input voltage is outside design limits

**LEDS test ON (D2h):** Will turn-ON simultaneously the two front panel LEDs of the Power supply sequentially 7 seconds ON and 2 seconds OFF until instructed to turn OFF. The intent of this function is to provide visual identification of the power supply being talked to and also to visually verify that the LEDs operate and driven properly by the micro controller.

**LEDS test OFF (D3h):** Will turn-OFF simultaneously the two front panel LEDs of the Power supply.

Enable write (D6h): This command enables write permissions into the upper ½ of memory locations for the external EEPROM. A write into these locations is normally disabled until commanded through I<sup>2</sup>C to permit writing into the protected area. A delay of about 10ms is required from the time the instruction is requested to the time that the power supply actually completes the instruction.

See the FRU-ID section for further information of content written into the EEPROM at the factory.



**Disable write (D7h):** This command disables write permissions into the upper ½ of memory locationsfor the external EEPROM.

Unit in Power Limit or in Current Limit: When output voltage is  $> 36V_{DC}$  the Output LED will continue blinking.

When output voltage is  $< 36V_{DC}$ , if the unit is in the RESTART mode, it goes into a hiccup. When the unit is ON the output LED is ON, when the unit is OFF the output LED is OFF.

When the unit is in latched shutdown the output LED is OFF.

Inhibit\_restart (D8h): The Inhibit-restart command directs the power supply to remain latched off for over\_voltage, over\_temperature and over\_current. The command needs to be sent to the power supply only once. The power supply will remember the INHIBIT instruction as long as internal bias is active.

Restart after a lachoff: To restart after a latch\_off either of four restart mechanisms are available. The hardware pin **Remote ON** may be turned OFF and then ON. The unit may be commanded to restart via i²C through the Operation command by first turning OFF then turning ON . The third way to restart is to remove and reinsert the unit. The fourth way is to turn OFF and then turn ON ac power to the unit. The fifth way is by changing firmware from **latch off** to **restart**. Each of these commands must keep the power supply in the OFF state for at least 2 seconds, with the exception of changing to **restart**.

A successful restart shall clear all alarm registers, set the **restarted successful** bit of the **Status\_2** register.

A power system that is comprised of a number of power supplies could have difficulty restarting after a shutdown event because of the non-synchronized behavior of the individual power supplies.

Implementing the latch-off mechanism permits a synchronized restart that guarantees the simultaneous restart of the entire system.

A synchronous restart can be implemented by;

- Issuing a GLOBAL OFF and then ON command to all power supplies,
- 2. Toggling Off and then ON the REMOTE ON signal
- 3. Removing and reapplying input commercial power to the entire system.

The power supplies should be turned OFF for at least 20 – 30 seconds in order to discharge all internal bias supplies and reset the soft start circuitry of the individual power supplies.

**Auto\_restart (D9h):** Auto-restart is the default configuration for overvoltage, overcurrent and overtemperature shutdowns.

However, overvoltage has a unique limitation. An overvoltage shutdown is followed by three attempted restarts, each restart delayed 1 second, within a 1 minute window. If within the 1 minute window three attempted restarts failed, the unit will latch OFF. If within the 1 minute less than 3 shutdowns occurred then the count for latch OFF resets and the 1 minute window starts all over again.

This command resets the power supply into the default auto-restart configuration.

**Isolation test (DAh):** This command verifies functioning of output OR'ing. At least two paralleled power supplies are required. The host should verify that N+1 redundancy is established. If N+1 redundancy is not established the test can fail. Only one power supply should be tested at a time.

Verifying test completion should be delayed for approximately 30 seconds to allow the power supply sufficient time to properly execute the test.

Failure of the isolation test is not considered a power supply FAULT because the N+1 redundancy requirement cannot be verified. The user must determine whether a true isolation fault indeed exists.

**Read input string (DCh):** Reads back the input voltage and input power consumed by the power supply. In order to improve the resolution of the input voltage reading the data is shifted by 75V.



			_									
1		7			1	1					8	
S	Slave	add	ress	s ۱	٧r	Α	(	Co	mn	nanc	l Code 0xD	C
1 A	1 Sr	Slav		7 Address			1 2d		1 4			
	8			1		8			1	Ī		
By	yte Co	unt =	4	Α	Vo	olta	ge	,	Α			
	8		1				1		8	1	1	
Po	wer -	LSB	А	Р	er - 3		Α	Р	EC	No-ack	Р	

**Read\_firmware\_rev [0 x DD]:** Reads back the firmware revision of all three  $\mu$ C in the power supply.

1		7 1			1		8			1	
S	Slave address		Wr		А	Со	mmanc 0xDI		е	A	4
	1										
1	1	7			1	1		8			1
Α	Sr	Slave Addr	ess	F	Rd	Α	Byte C	Count	= 4		Α
		8			1		8		1	1	
Р	rima	rimary micro revision			Α	D	SP revis	sion	Α		
		8 1			8		1	1			
20	СМіс	C Micro revision A		Р	EC	N	lo-ack	Р			

For example; the read returns one byte for each device (i.e.  $0 \times 002114h$ ). The sequence is primary micro, DSP, and  $I^2C$  micro.  $0\times00$  in the first byte indicates that revision information for the primary micro is not supported. The number 21 for the DSP indicates revision 2.1, and the number 14 for the  $I^2C$  micro indicates revision 1.4.

Read\_run\_timer [0 x DE]: This command reads back the recorded operational ON state of the power supply in hours. The operational ON state is accumulated from the time the power supply is initially programmed at the factory. The power supply is in the operational ON state both when in standby and when it delivers main output power. Recorded capacity is approximately 10 years of operational state

1		7			1		1	8			1
S	Sla	ave address		S	Wr	,	Α	Command (	Code	9	Α
								0xDE			
1			7		1		1	8			1
Sr	S	lave A	Addre	ess	Rd		4	Byte coun	t = 4		Α
	8		1		8		1	8	1		
Tin	ne - I	LSB	Α	Tir	me	1	λ	Time - MSB	Α		
	_		,		_	7					
	3		l		I	╝					
PE	EC	No-	ack		Р						

Fan\_speed\_set (DFh): This command instructs the power supply to increase the speed of the fan. The transmitted data byte represents the hex equivalent

of the duty cycle in percentage, i.e. 100% = 0 x 64h. The command can only increase fan speed, it cannot instruct the power supply to reduce the fan speed below what the power supply requires for internal control.

Fan\_normal\_speed (E0h): This command returns fan control to the power supply. It does not require a trailing data byte.

Read\_Fan\_speed (E1h): Returns the commanded fan speed in percent and the measured fan speed in RPM from the individual fans. Up to 3 fans are supported. If a fan does not exist (units may contain from 1 to 3 fans), or if the command is not supported the unit return 0x00.

1	8						3		1
S	Slave addre	SS	Wr	Α		Comma	and	0xE1	Α
1	8			1		8	3		1
Sr	Slave addr	ess	Rd	A	4	Byte co	ount	= 5	Α
	8	1	0		1	8	1	8	
	Ö	ı	8		ı	0	ı	O	I
Ad	justment %	А	Fan-	-1	Α	Fan-	А	Fan -3	А
PE	, , ,								

**Stretch\_LO\_25ms (E2h):** Command used for production test of the clock stretch feature.

None supported commands or invalid data: The power supply notifies the MASTER if a non-supported command has been sent or invalid data has been received. Notification is implemented by setting the appropriate STATUS and ALARM registers and setting the SMBAlert# flag.

#### **Fault Management**

The power supply records faults in the STATUS and ALARM registers above and notifies the MASTER controller as described in the Alarm Notification section of the non-conforming event.

The STATUS and ALARM registers are continuously updated with the latest event registered by the rectifier monitoring circuits. A host responding to anSMBusALERT# signal may receive a different state of the rectifier if the state has changed from the time the SMBusALERT# has been triggered by the rectifier.



The power supply differentiates between internal faults that are within the power supply and external faults that the power supply protects itself from, such as overload or input voltage out of limits. The FAULT LED, FAULT PIN or i<sup>2</sup>C alarm is not asserted for EXTERNAL FAULTS. Every attempt is made to annunciate External Faults. Some of these annunciations can be observed by looking at the input LEDs. These fault categorizations are predictive in nature and therefore there is a likelihood that a categorization may not have been made correctly.

**Input voltage out of range:** The Input LED will continue blinking as long as sufficient power is available to power the LED. If the input voltage is completely gone the Input LED is OFF.

#### **State Change Definition**

A state\_change is an indication that an event has occurred that the MASTER should be aware of. The following events shall trigger a state\_change;

- Initial power-up of the system when AC gets turned ON. This is the indication from the rectifier that it has been turned ON. Note that the master needs to read the status of each power supply to reset the system\_interrupt. If the power supply is back-biased through the 8V\_INT or the 5VSTB it will not issue an SMBALERT# when AC power is turned back ON.
- Whenever the power supply gets hot-plugged into a working system. This is the indicator to the system (MASTER) that a new power supply is on line.
- Any changes in the bit patterns of the STATUS and ALARM registers are a STATUS change which triggers the SMBALERT# flag. Note that a hostissued command such as CLEAR\_FAULTS will not trigger an SMB

#### Hot plug procedures

Careful system control is recommended when hot plugging a power supply into a live system. It takes about 15 seconds for a power supply to configure its address on the bus based on the analog voltage levels present on the backplane. If communications are not stopped during this interval, multiple power

supplies may respond to specific instructions because the address of the hot plugged power supply always defaults to xxxx000 (depending on which device is being addressed within the power supply) until the power supply configures its address.

The recommended procedure for hot plug is the following: The system controller should be told which power supply is to be removed. The controller turns the service LED ON, thus informing the installer that the identified power supply can be removed from the system. The system controller should then poll the module\_present signal to verify when the power supply is re-inserted. It should time out for 15 seconds after this signal is verified. At the end of the time out all communications can resume.

#### **Predictive Failures**

Alarm warnings that do not cause a shutdown are indicators of potential future failures of the power supply. For example, if a thermal sensor failed, a warning is issued but an immediate shutdown of the power supply is not warranted.

Another example of potential predictive failure mechanisms can be derived from information such as fan speed when multiple fans are used in the same power supply. If the speed of the fans varies by more than 20% from each other, this is an indication of an impending fan wear out.

The goal is to identify problems early before a protective shutdown would occur that would take the power supply out of service.

#### **External EEPROM**

A 64k-bit EEPROM is provided across the I2C bus. This EEPROM is used for both storing FRU\_ID information and for providing a scratchpad memory function for customer use.

Functionally the EEPROM is equivalent to the ST M34D64 part that has its memory partitioned into a write protected upper ½ of memory space and the lower 3/4 section that cannot be protected. FRU\_IDis written into the write protected portion of memory.

Write protect feature: Writing into the upper 1/4 of memory can be accomplished either by hardware or software.



The power supply pulls down the write\_protect (Wp) pin to ground via a  $500\Omega$  resistor between the 'module\_present' signal pin and Logic\_GRD (see the Module Present Signal section of Input Signals). Writing into the upper ½ of memory can be accomplished by pulling HI the module\_present pin.

An alternative, and the recommended approach, is to issue the Enable\_write command via software.

Page implementation: The external EEPROM is partitioned into 32 byte pages. For a write operation only the starting address is required. The device automatically increments the memory address for each byte of additional data it receives. However, if the 32 byte limit is exceeded the device executes a wraparound that will start rewriting from the first address specified. Thus byte 33 will replace the first byte written, byte 34 the second byte and so on. One needs to be careful therefore not to exceed the 32 byte page limitation of the device.



### Table 1: FRU\_ID

The upper quarter of memory starting from address 6144 shall be reserved for factory ID and factory data.

Memory Location Decimal	Memory Location (HEX)	Length (bytes)	Format	Static Value Type	Description	Notes/Example
6144d	0x1800	12	ASCII	Fixed	OmniOn Power™ - Product ID	CP2500DC54PE
6156d	0x180C	10	ASCII	Fixed	OmniOn Power™ - Part Number	123456789x or C123456789
6166d	0x1816	6	ASCII	Variable	OmniOn Power™ - Hardware revision	x:xxxx controlled by PDI series #
6172d	0x181C	6	ASCII	Variable	spare	
6178d	0x1822	14	ASCII	Variable	OmniOn Power™ - Serial_No	01KZ51018193 <u>xx</u> 01 Year of manufacture - 2001 KZ factory, in this case Matamoros 51 week of manufacture018193 <u>xx</u> serial # mfg choice
6192d	0x1830	40	ASCII	Variable	OmniOn Power™ - Manufacturing location	"Matamoros, Tamps, Mexico"
6232d	0x1858	8	ASCII	Fixed	spare	
6240d	0x1860	2	HEX	Fixed	spare	
6242d	0x1862	158	ASCII	Fixed	Customer Information	See table below
6400d	0x1900	5	HEX	Fixed	M, B, & R for voltage read	M & B are 2 bytes each sent as MSB and then LSB. R is one byte. These are
6405d	0x1905	5	HEX	Fixed	M, B, & R for current read	stored as two's complement. See the section on Direct Mode
6410d	0x190A	5	HEX	Fixed	M, B, & R temp read	Constants Stored in the EEPROM for the constants stored in these fields
6415d	0x190F	5	HEX	Fixed	spare	
6420d	0x1914	5	HEX	Fixed	M, B, & R for voltage set	
6425d	0x1919	5	HEX	Fixed	M, B, & R for input voltage read	
6430d	0x191E	1	HEX	Variable	Validation CHKSUM	
6431d	9x191F	5	HEX	Fixed	M, B, & R for input power read	
6436d	0x1924	5	HEX	Fixed	M, B, & R for fan percent adjust	
6441d	0x1929	5	HEX	Fixed	M, B, & R for fan RPM read	
6446d	0 x 192E	5	HEX	Fixed	M, B, & R for converter input voltage read	

#### Notes:

CHkSUM is a CRC-8 calculation from location 0x1800 to location 0x19FF without including serial number and checksum locations.

chksum\_value = 0xFF - (mask of SUM with 0x0000ff) write chksum\_value byte to location 0x191E.



**Table 2: Alarm and LED state summary** 

			LED Indicator	N	Ionitoring Signa	ls
	Test Condition	LEDI INPUT OK	Dual-Color LED2 Temp OK/DC OK / Fault	FAULT	PFW	отw
1	Normal Operation	Green	Green	High	High	High
2	Out of range INPUT	Blinking	OFF	High	High	High
3	No Input <sup>16</sup>	OFF	OFF	High	Low	High
4	OVP	Green	Red	Low	Low	High
5	Over Current	Green	Blinking	High	High	High
6	Over Temp Warning	Green	Green	High	High	Low
7	Over Temp Fault	Green	Red	Low	Low	Low
8	Remote ON	Green	Green	High	High	High
9	Remote OFF	Green	OFF	High	Low	High


### **Table 3: Signal Definitions**

All hardware alarm signals (Fault, PFW, OTW, Power Capacity) are open drain FETs. These signals need to be pulled HI to either 3.3V or 5V. Maximum sink current 5mA. An active LO signal (<  $0.4V_{DC}$ ) state. All signals are referenced to Logic\_GRD unless otherwise stated.

Function	Label	Type	Description
Main output control	Remote ON	Input	When shorted to Logic_GRD the main output is ON in Analog or PMBus mode.
Power Fail Warning	PFW	Output	An open drain FET; Changes to LO @ 5msec before the output decays below 40V $_{\mbox{\scriptsize DC}}.$
I <sup>2</sup> C Interrupt	Alert#_0/Alert#_1	Output	This signal is pulled to 3.3V via a $10k\Omega$ resistor. Active LO.
Rectifier Fault	Fault	Output	An open drain FET; normally HI, changes to LO.
Module Present	MOD_PRES	Output	Short pin, see Status and Control description for further information on this signal.
Main output control	INTERRUPT	Input	Short pin, controls main output during hot-insertion and extraction. Ref: Vout ( - )
Margining	Margin	Input	Changes the default set point of the main output.
Over-Temperature Warning	OTW	Output	Open drain FET; normally HI, changes to LO 5°C prior to thermal shutdown.
Power Capacity	POWER_CAP	Output	Open drain FET; HI indicates 3000W operation and LO indicates 1400W operation.
Rectifier address	Unit_addr	Input	Voltage level addressing of Rectifiers within a single shelf. Ref: Vout ( - ).
Shelf Address	Shelf_addr	Input	Voltage level addressing of Rectifiers within multiple shelves. Ref: Vout ( - ).
Back bias	8V_INT	Bi-direct	Used to back bias the DSP from operating Rectifiers. Ref: Vout ( - ).
Mux Reset	Reset	Input	Resets the internal PCA9541 multiplexer
Standby power	5VA	Output	5V at 0.75A provided for external use
Current Share	Ishare	Bi-direct	A single wire active-current-share interconnect between modules Ref: Vout ( - ).
I <sup>2</sup> C Line 0	SCL_0	Input	PMBus line 0.
I <sup>2</sup> C Line 0	SDA_0	Bi-direct	PMBus line 0.
I <sup>2</sup> C Line 1	SCL_1	Input	PMBus line 1.
I <sup>2</sup> C Line 1	SDA_1	Bi-direct	PMBus line 1.
SMBALERT# Line 0	ALERT#_0	Output	PMBus line 0 interrupt
SMBALERT# Line 1	ALERT#_1	Output	PMBus line 1 interrupt




### **Mechanical Outline**



Input Connector: IEC320, C20 type

Output Connector: FCI Berg P/N: 51732-077LF (replaces 51722-10402400ABLF)

Mating connector: FCI Berg P/N 51762-10402400ABLF





## **Ordering Information**

Please contact your OmniOn Power™ Sales Representative for pricing, availability and optional features.

Item	Description	Ordering Code
CP3000AC54TEPZ-F	3000W output power capacity, 5Vdc @ 0.75A, RoHS 6/6,	150035389
AC input cord strain relief	Wire Mount	450037250



# **Change History (excludes grammar & clarifications)**

Revision	Date	Description of the change
1.0	07/02/2021	Initial Release
1.1	05/30/2024	Updated as per OmniOn template



#### OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

#### omnionpower.com

OmniOn Power is a trademark of OmniOn Power Inc. All other trademarks belong to their respective owners.

- \* UL is a registered trademark of Underwriters Laboratories, Inc.
- <sup>†</sup> CSA is a registered trademark of Canadian Standards Association.
- <sup>‡</sup> VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- § This product is intended for integration into end-user equipment. All CE marking procedures of end-user equipment should be followed. (The CE mark is placed on selected products.)
- \*\* ISO is a registered trademark of the International Organization of Standards
- + The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

<sup>1</sup>See the derating guidelines under the Environmental Specifications section

<sup>2</sup>See efficiency curve in the Characteristics Curves section.

<sup>3</sup>Internal protection circuits may override the PFW signal and may trigger an immediate shutdown.

<sup>4</sup>The unit regulates down to 0Adc but may not meet all spec requirements below 1Adc.

<sup>5</sup>450mV<sub>p-p</sub> max for V<sub>OUT</sub> ≥ 56V<sub>DC</sub>.

<sup>6</sup>Complies with ANSI TI.523-2001 section 4.9.2 emissions max limit of 20mV flat unweighted wideband noise limits.

 $^{7}$ Below -5°C, the rise time is approximately 5 minutes to protect the bulk capacitors.

<sup>8</sup>Load levels higher than 50A will be read as 50A.

9Above 2.5A of load current

 $^{\rm 10}\text{Temperature}$  accuracy reduces non-linearly with decreasing temperature

<sup>11</sup>Below 100W input power measurement accuracy reduces significantly

 $^{12}$ Designed to start and work at an ambient as low as -40°C, but may not meet operational limits until above -5°C

13Design target is to issue a OTW signal approximately 5°C below shutdown at full load, and shut down at ≥ 55°C, data to be taken at 240V<sub>AC</sub>

<sup>14</sup>The maximum operational ambient is reduced in Europe in order to meet certain power cord maximum ratings of 70°C. The maximum operational ambient where 70°C rated power cords are utilized is reduced to 60°C until testing demonstrates that a higher level is acceptable

<sup>15</sup>Criteria A: Normal performance Within limits. Criteria B: Temporary loss of function or degradation of performance which ceases after the disturbance ceases, and from which the equipment under test recovers its normal performance, without operator intervention.

<sup>16</sup>Test condition #2 and #3 had 2 modules plugged in. One module is running and the other one is with no/low AC.

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power™ does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power™. This document does not convey license to any patent or any intellectual property right. Copyright© 2024 OmniOn Power Inc. All rights reserved.